完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLee, JSen_US
dc.contributor.authorHsu, PLen_US
dc.date.accessioned2014-12-08T15:36:53Z-
dc.date.available2014-12-08T15:36:53Z-
dc.date.issued2005en_US
dc.identifier.issn0268-3768en_US
dc.identifier.urihttp://hdl.handle.net/11536/25277-
dc.identifier.urihttp://dx.doi.org/10.1007/s00170-003-1902-9en_US
dc.description.abstractThis paper presents a systematic approach for the design and implementation of the sequence controller in manufacturing systems. By employing the IDEF0, we construct the simplified Petri net controller (SPNC) through the material flow diagram and the information flow diagram. Then, the ladder logic diagram (LLD) can be transformed from the SPNC through the token passing logic (TPL). The proposed approach, including the IDEF0, SPNC, and TPL tools, leads to the standard IEC1131-3 LLD for PLC implementation. Finally, an application of a stamping process is provided to illustrate the design procedure of the developed approach.en_US
dc.language.isoen_USen_US
dc.subjectIDEF0en_US
dc.subjectladder logic diagramsen_US
dc.subjectmanufacturing systemsen_US
dc.subjectPetri netsen_US
dc.subjectprogrammable logic controllersen_US
dc.subjectsequence controllersen_US
dc.titleA systematic approach for the sequence controller design in manufacturing systemsen_US
dc.typeArticleen_US
dc.identifier.doi10.1007/s00170-003-1902-9en_US
dc.identifier.journalINTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGYen_US
dc.citation.volume25en_US
dc.citation.issue7-8en_US
dc.citation.spage754en_US
dc.citation.epage760en_US
dc.contributor.department電控工程研究所zh_TW
dc.contributor.departmentInstitute of Electrical and Control Engineeringen_US
dc.identifier.wosnumberWOS:000228978700017-
dc.citation.woscount9-
顯示於類別:期刊論文


文件中的檔案:

  1. 000228978700017.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。