完整後設資料紀錄
DC 欄位語言
dc.contributor.authorPearn, WLen_US
dc.contributor.authorShu, MHen_US
dc.date.accessioned2014-12-08T15:41:14Z-
dc.date.available2014-12-08T15:41:14Z-
dc.date.issued2003-03-01en_US
dc.identifier.issn0026-2714en_US
dc.identifier.urihttp://dx.doi.org/10.1016/S0026-2714(02)00264-0en_US
dc.identifier.urihttp://hdl.handle.net/11536/28046-
dc.description.abstractIn assessing the performance of normal stable manufacturing processes with one-sided specification limits, process capability indices C-PU and C-PL have been widely used to measure the process capability. The purpose of this paper is to develop an algorithm to compute the lower confidence bounds on C-PU and C-PL using the UMVUEs of C-PU and C-PL. The lower confidence bound presents a measure on the minimum capability of the process based on the sample data. We also provide tables for the engineers/practitioners to use in measuring their processes. A real-world example taken from a microelectronics device manufacturing process is investigated to illustrate the applicability of the algorithm. Implementation of the existing statistical theory for capability assessment fills the gap between the theoretical development and the in-plant applications. (C) 2003 Elsevier Science Ltd. All rights reserved.en_US
dc.language.isoen_USen_US
dc.titleAn algorithm for calculating the lower confidence bounds of C-PU and C-PL with application to low-drop-out linear regulatorsen_US
dc.typeArticleen_US
dc.identifier.doi10.1016/S0026-2714(02)00264-0en_US
dc.identifier.journalMICROELECTRONICS RELIABILITYen_US
dc.citation.volume43en_US
dc.citation.issue3en_US
dc.citation.spage495en_US
dc.citation.epage502en_US
dc.contributor.department工業工程與管理學系zh_TW
dc.contributor.departmentDepartment of Industrial Engineering and Managementen_US
dc.identifier.wosnumberWOS:000181730900021-
dc.citation.woscount10-
顯示於類別:期刊論文


文件中的檔案:

  1. 000181730900021.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。