1. You are Here：

Full metadata record
DC FieldValueLanguage
dc.contributor.authorLin, STen_US
dc.contributor.authorWei, CHen_US
dc.date.accessioned2014-12-08T15:42:09Z-
dc.date.available2014-12-08T15:42:09Z-
dc.date.issued2002-08-01en_US
dc.identifier.issn0916-8516en_US
dc.identifier.urihttp://hdl.handle.net/11536/28634-
dc.description.abstractA new modified maximum likelihood (ML) algorithm for frame synchronization in discrete multitone VDSL transmission system is presented. Computer simulation results are included to show its improvement in Et/N-0 of each tone in the received data. This algorithm estimates the frame boundary at the initial transition edge rather than at the middle peak of a shortened twisted-pair channel response. The timing margin degradation caused by precursor intersymbol interference (ISI) can be reduced significantly, especially at the sub-channel loaded with more bits.en_US
dc.language.isoen_USen_US
dc.subjectDMTen_US
dc.subjectVDSLen_US
dc.subjectframe synchronizationen_US
dc.subjectmaximum likelihood estimationen_US
dc.titlePrecursor ISI-free frame synchronization for DMT VDSL systemen_US
dc.typeArticle; Proceedings Paperen_US
dc.identifier.journalIEICE TRANSACTIONS ON COMMUNICATIONSen_US
dc.citation.volumeE85Ben_US
dc.citation.issue8en_US
dc.citation.spage1447en_US
dc.citation.epage1454en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000177439100005-
Appears in Collections:Conferences Paper


Related Contents
Loading...