完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHuang, CYen_US
dc.contributor.authorTsai, JWen_US
dc.contributor.authorTeng, THen_US
dc.contributor.authorYang, CJen_US
dc.contributor.authorCheng, HCen_US
dc.date.accessioned2014-12-08T15:44:45Z-
dc.date.available2014-12-08T15:44:45Z-
dc.date.issued2000-10-01en_US
dc.identifier.issn0021-4922en_US
dc.identifier.urihttp://hdl.handle.net/11536/30214-
dc.description.abstractThe turnaround phenomenon of threshold voltage shifts is investigated in thin film transistors (TFTs) with different defect densities of hydrogenated amorphous silicon (a-Si:H) films and compositions of SiNx. It was found that TFTs with high-defect-density a-Si:H films and N-rich SiNx gate exhibit the turnaround phenomenon while TFTs with other conditions of a-Si:H and SiNx films do not. Results reveal that the turnaround phenomenon is greatly influenced by charge traps in SiNx and state creation in the a-Si:H layer. When state creation is dominant at low bias stress, the turnaround phenomenon occurs. In contrast, if charge trapping is dominant at low bias stress, the turnaround phenomenon does not occur.en_US
dc.language.isoen_USen_US
dc.subjectturnaround phenomenonen_US
dc.subjecta-Si : H TFTen_US
dc.subjectstate creationen_US
dc.subjectcharge trappingen_US
dc.subjectSi-rich SiNxen_US
dc.subjectN-rich SiNxen_US
dc.titleTurnaround phenomenon of threshold voltage shifts in amorphous silicon thin film transistors under negative bias stressen_US
dc.typeArticleen_US
dc.identifier.journalJAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERSen_US
dc.citation.volume39en_US
dc.citation.issue10en_US
dc.citation.spage5763en_US
dc.citation.epage5766en_US
dc.contributor.department奈米中心zh_TW
dc.contributor.departmentNano Facility Centeren_US
dc.identifier.wosnumberWOS:000090139000009-
dc.citation.woscount8-
顯示於類別:期刊論文


文件中的檔案:

  1. 000090139000009.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。