完整後設資料紀錄
DC 欄位語言
dc.contributor.authorTSUI, BYen_US
dc.contributor.authorCHEN, MCen_US
dc.date.accessioned2014-12-08T15:04:35Z-
dc.date.available2014-12-08T15:04:35Z-
dc.date.issued1993-04-01en_US
dc.identifier.issn0038-1101en_US
dc.identifier.urihttp://hdl.handle.net/11536/3078-
dc.description.abstractTraditionally it was believed that platinum does not interact with silicon dioxide during thermal treatment in an N2 ambient. In this work, however, dielectric degradation of the Pt/SiO2/Si structure during thermal annealing was observed. The density of surface states at the SiO2/Si interface increases and the dielectric strength of the oxide decreases after annealing at temperatures higher than 600-degrees-C. Ion implantation through the Pt/SiO2 structure enhances the degradation. After removal of the Pt film, a second annealing can reduce the surface state density but the dielectric strength cannot be recovered. Although material analysis such as AES and SIMS shows no obvious differences between the fresh SiO2 and the degraded SiO2, electrical analyses indicate that thermal stress is responsible for the increase of the surface states while Pt dissolving in SiO2 is responsible for the decrease of the dielectric strength. Thus, the process sequence should be taken into consideration for practical application.en_US
dc.language.isoen_USen_US
dc.titleDIELECTRIC DEGRADATION OF PT/SIO2/SI STRUCTURES DURING THERMAL ANNEALINGen_US
dc.typeArticleen_US
dc.identifier.journalSOLID-STATE ELECTRONICSen_US
dc.citation.volume36en_US
dc.citation.issue4en_US
dc.citation.spage583en_US
dc.citation.epage593en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:A1993KU29400015-
dc.citation.woscount2-
顯示於類別:期刊論文