完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHsieh, Wei-Chihen_US
dc.contributor.authorHwang, Weien_US
dc.date.accessioned2014-12-08T15:45:56Z-
dc.date.available2014-12-08T15:45:56Z-
dc.date.issued2008en_US
dc.identifier.isbn978-1-4244-2596-9en_US
dc.identifier.urihttp://hdl.handle.net/11536/30898-
dc.description.abstractAn in-situ self-aware adaptive power control (APC) system is presented in this paper. This APC system consists of a voltage sensor, a variable threshold comparator, slack detection circuits and control signal generators to control a set of bidirectional shift registers. The values stored in bidirectional shift registers are used to control the status of multi-mode power gating network. This APC system can suppress power consumption aggressively under different operating speeds. A 16-bit multiplier is implemented as a test bench along with the APC system in UMC 90nm CMOS technology. It exhibits more than 20% overall power reduction under the same speed criteria. The power and area overheads are only 3.64% and 7.36% respectively.en_US
dc.language.isoen_USen_US
dc.titleIN-SITU SELF-AWARE ADAPTIVE POWER CONTROL SYSTEM WITH MULTI-MODE POWER GATING NETWORKen_US
dc.typeArticleen_US
dc.identifier.journalIEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGSen_US
dc.citation.spage215en_US
dc.citation.epage218en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000260931700046-
顯示於類別:會議論文