完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWu, YHen_US
dc.contributor.authorChen, WJen_US
dc.contributor.authorChang, SLen_US
dc.contributor.authorChin, Aen_US
dc.contributor.authorGwo, Sen_US
dc.contributor.authorTsai, Cen_US
dc.date.accessioned2014-12-08T15:46:25Z-
dc.date.available2014-12-08T15:46:25Z-
dc.date.issued1999-07-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/55.772363en_US
dc.identifier.urihttp://hdl.handle.net/11536/31240-
dc.description.abstractWe have developed a simple process to form epitaxial CoSi2 for shallow junction. Prior to metal deposition, the patterned wafers were treated with HF-vapor passivation. As observed hy scanning tunneling microscopy (STM), this HF treatment drastically improves the native oxide-induced surface roughness. The epitaxial behavior was confirmed by cross-sectional transmission electron microscopy (TEM). Decreased sheet resistance and leakage current, and improved thermal stability are displayed by the HF treated samples, which is consistent with STM and TEM results.en_US
dc.language.isoen_USen_US
dc.subjectepitaxial CoSi2en_US
dc.subjectHF pretreatmenten_US
dc.titleImproved electrical characteristics of CoSi2 using HF-vapor pretreatmenten_US
dc.typeArticleen_US
dc.identifier.doi10.1109/55.772363en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume20en_US
dc.citation.issue7en_US
dc.citation.spage320en_US
dc.citation.epage322en_US
dc.contributor.department物理研究所zh_TW
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentInstitute of Physicsen_US
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000081151400003-
dc.citation.woscount2-
顯示於類別:期刊論文


文件中的檔案:

  1. 000081151400003.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。