完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | CHEN, JJ | en_US |
dc.contributor.author | WANG, CS | en_US |
dc.contributor.author | CHOU, CR | en_US |
dc.date.accessioned | 2014-12-08T15:04:40Z | - |
dc.date.available | 2014-12-08T15:04:40Z | - |
dc.date.issued | 1993 | en_US |
dc.identifier.issn | 0006-3835 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/3166 | - |
dc.identifier.uri | http://dx.doi.org/10.1007/BF01990534 | en_US |
dc.description.abstract | The performance of a multiprocessor system greatly depends on the bandwidth of its memory architecture. In this paper, uniform memory architectures with various interconnection networks including crossbar, multiple-buses and generalized shuffle networks are studied. We propose a general method based on the Markov chain model by assuming that the blocked memory requests will be redistributed to the memory modules in the next memory cycle. This assumption results in an analysis with lower complexity where the number of states is linearly proportional to the number of processors. Moreover, it can provide excellent estimation on the system power and memory bandwidth for all three types of interconnection networks as compared with the simulation results in which the blocked memory requests are resubmitted to the same memory module. Comparisons also show that our method is more general and precise than most existing analysis methods. The method is further extended to estimate the performance of multiprocessor system with caches. The approximation results are also shown to be remarkably good. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | MULTIPROCESSOR SYSTEM | en_US |
dc.subject | INTERCONNECTION NETWORKS | en_US |
dc.subject | CROSSBAR | en_US |
dc.subject | MULTIPLE BUSES | en_US |
dc.subject | GENERALIZED SHUFFLE NETWORK | en_US |
dc.subject | MEMORY BANDWIDTH | en_US |
dc.subject | PERFORMANCE ANALYSIS | en_US |
dc.subject | MARKOV CHAIN | en_US |
dc.title | A GENERAL PERFORMANCE ANALYSIS METHOD FOR UNIFORM MEMORY ARCHITECTURES | en_US |
dc.type | Article | en_US |
dc.identifier.doi | 10.1007/BF01990534 | en_US |
dc.identifier.journal | BIT | en_US |
dc.citation.volume | 33 | en_US |
dc.citation.issue | 4 | en_US |
dc.citation.spage | 536 | en_US |
dc.citation.epage | 560 | en_US |
dc.contributor.department | 資訊科學與工程研究所 | zh_TW |
dc.contributor.department | Institute of Computer Science and Engineering | en_US |
dc.identifier.wosnumber | WOS:A1993NA83800002 | - |
dc.citation.woscount | 0 | - |
顯示於類別: | 期刊論文 |