Full metadata record
DC FieldValueLanguage
dc.contributor.author黃謙若en_US
dc.contributor.authorchien-jo huangen_US
dc.contributor.author溫瓌岸en_US
dc.contributor.authorKuei-Ann Wenen_US
dc.date.accessioned2014-12-12T01:14:00Z-
dc.date.available2014-12-12T01:14:00Z-
dc.date.issued2007en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#GT009511642en_US
dc.identifier.urihttp://hdl.handle.net/11536/38165-
dc.description.abstract本論文提出了一個可重組態之低功率快速傅立葉轉換處理器,此記憶體式架構之處理器能夠處理64到8192點的傅立葉轉換。此外,本篇論文提出了一個藉由改變傅立葉係數之順序而達到最小化switching activity的方法。藉由 Synopsys Design Complier的合成,在UMC 0.18 um COMS 的製程環境下,所提出之設計在不包含記憶體的情況下僅需53306個邏輯閘,並且在1.8伏特之電壓源供應下,僅有75.82毫瓦的低功率消耗。zh_TW
dc.description.abstractIn this thesis, a low power reconfigurable FFT processor is proposed. The memory based FFT can be configured as from 64-point to 8192-point. Besides, a modified coefficient ordering method with minimum switching activity is proposed for low power design. The switching activity of twiddle factor computation can be reduced from 633 to 480 at the first stage of 64-point and 139 to 0 at the first stage of 16-point. The proposed design synthesized to UMC 0.18um CMOS standard cell technology library with Synopsys Design Compiler. The gate count of the proposed architecture without ram is 53306 at 111 MHz clock rate and power consumption is 75.82 mW at power supply 1.8 V.en_US
dc.language.isoen_USen_US
dc.subject快速傅立葉轉換zh_TW
dc.subjectFFTen_US
dc.title可重組態之低功率快速傅立葉轉換處理器zh_TW
dc.titleA Low Power Reconfigurable FFT Processor with Minimum Switching Activityen_US
dc.typeThesisen_US
dc.contributor.department電子研究所zh_TW
Appears in Collections:Thesis


Files in This Item:

  1. 164201.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.