Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 許家維 | en_US |
dc.contributor.author | Hsu, Chia-Wei | en_US |
dc.contributor.author | 林鴻志 | en_US |
dc.contributor.author | 黃調元 | en_US |
dc.contributor.author | Lin, Horng-Chih | en_US |
dc.contributor.author | Huang, Tiao-Yuan | en_US |
dc.date.accessioned | 2014-12-12T01:37:08Z | - |
dc.date.available | 2014-12-12T01:37:08Z | - |
dc.date.issued | 2010 | en_US |
dc.identifier.uri | http://140.113.39.130/cdrfb3/record/nctu/#GT079711517 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/44217 | - |
dc.description.abstract | 在本論文中,我們成功地製作兩種新穎的元件結構,分別為具懸浮奈米線通道之薄膜電晶體(suspended-NW-channel TFTs)、與垂直式金氧半場效電晶體(VMOS)。其中,前者的懸浮奈米線通道、與後者的邊襯(sidewall spacer)閘極電極皆利用一簡單、低成本的反應式離子蝕刻(RIE)技術製作完成。此外,在後者的製作過程中,我們只使用兩個主要的微影光罩,以達到進一步降低成本的目的。 具懸浮奈米線通道之薄膜電晶體展現了極低的次臨界擺幅(subthreshold slope) (35 mV/dec.)、與相當大的遲滯窗口(hysteresis window) (3.7 V)。我們發現擺入(pull-in)汲極電流限制效應、汲極電流的似暫態行為、非對稱低次臨界擺幅與遲滯窗口打開的特性。除此之外,我們還發現,隨著幾何結構尺寸與閘極電壓掃描速率的改變,遲滯窗口、擺入電壓(Vpi)、擺出電壓(Vpo)、擺入之低次臨界擺幅(S.S.F)與擺出之次臨界擺幅(S.S.R)都有特定的變化趨勢。最後,依據以上所有的發現,我們提出一個觀念性的模型,用以描述元件操作時靜電力、彈性回復力與表面黏滯力之間的交互作用。 另一方面,當操作在順向操作模式時,垂直式金氧半場效電晶體展現了良好的開關電流比(106)與可接受的抗貫穿能力(anti-punch through ability)。此外,我們也發現一個有趣的兩段式開啟特性,並且解釋為凸邊角效應的結果。 | zh_TW |
dc.description.abstract | In this thesis, we have successfully developed and fabricated two kinds of novel device structures, including suspended-nanowire (NW)-channel thin film transistors (TFTs) and vertical metal-oxide-semiconductor field-effect transistors (VMOS). The suspended NW channels in suspended-NW-channel TFTs and the sidewall spacer gate electrode in VMOS are formed by a simple and low-cost reactive ion etch (RIE) technique. Especially, in VMOS, further cost down could be achieved as only two main photolithographic reticles are needed through the process. The suspended-NW-channel TFTs with ultra-low subthreshold swing (S.S.) (35 mV/dec.) and considerable hysteresis window (3.7 V) are demonstrated. The limited pull-in drain current (ID), the transient-like behavior in ID, the asymmetric S.S., and the hysteresis window opening characteristics are also observed. Besides, the specific trends in hysteresis window, Vpi, Vpo, S.S.F and S.S.R with the change of geometric structure dimensions and VG sweeping rate are found and analyzed. Finally, based on all of the above observations, a conceptual model illustrating the interaction between the electrostatic force, the elastic recovery force and the surface adhesion forces during device operation is proposed. On the other hand, the VMOS devices exhibit a good on-off ratio of 106 and acceptable anti-punch through ability. In addition, an interesting two-step turn-on characteristic is also observed and explained by the convex corner effect. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | 奈米線 | zh_TW |
dc.subject | 薄膜電晶體 | zh_TW |
dc.subject | 多晶矽 | zh_TW |
dc.subject | nanowire | en_US |
dc.subject | thin film transistor | en_US |
dc.subject | poly silicon | en_US |
dc.title | 具懸浮奈米線結構之新穎元件的製作與特性分析 | zh_TW |
dc.title | A Study on the Fabrication and Characterization of Novel Devices with Suspended Nanowire Structures | en_US |
dc.type | Thesis | en_US |
dc.contributor.department | 電子研究所 | zh_TW |
Appears in Collections: | Thesis |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.