完整後設資料紀錄
DC 欄位語言
dc.contributor.author許家維en_US
dc.contributor.authorHsu, Chia-Weien_US
dc.contributor.author林鴻志en_US
dc.contributor.author黃調元en_US
dc.contributor.authorLin, Horng-Chihen_US
dc.contributor.authorHuang, Tiao-Yuanen_US
dc.date.accessioned2014-12-12T01:37:08Z-
dc.date.available2014-12-12T01:37:08Z-
dc.date.issued2010en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#GT079711517en_US
dc.identifier.urihttp://hdl.handle.net/11536/44217-
dc.description.abstract在本論文中,我們成功地製作兩種新穎的元件結構,分別為具懸浮奈米線通道之薄膜電晶體(suspended-NW-channel TFTs)、與垂直式金氧半場效電晶體(VMOS)。其中,前者的懸浮奈米線通道、與後者的邊襯(sidewall spacer)閘極電極皆利用一簡單、低成本的反應式離子蝕刻(RIE)技術製作完成。此外,在後者的製作過程中,我們只使用兩個主要的微影光罩,以達到進一步降低成本的目的。 具懸浮奈米線通道之薄膜電晶體展現了極低的次臨界擺幅(subthreshold slope) (35 mV/dec.)、與相當大的遲滯窗口(hysteresis window) (3.7 V)。我們發現擺入(pull-in)汲極電流限制效應、汲極電流的似暫態行為、非對稱低次臨界擺幅與遲滯窗口打開的特性。除此之外,我們還發現,隨著幾何結構尺寸與閘極電壓掃描速率的改變,遲滯窗口、擺入電壓(Vpi)、擺出電壓(Vpo)、擺入之低次臨界擺幅(S.S.F)與擺出之次臨界擺幅(S.S.R)都有特定的變化趨勢。最後,依據以上所有的發現,我們提出一個觀念性的模型,用以描述元件操作時靜電力、彈性回復力與表面黏滯力之間的交互作用。 另一方面,當操作在順向操作模式時,垂直式金氧半場效電晶體展現了良好的開關電流比(106)與可接受的抗貫穿能力(anti-punch through ability)。此外,我們也發現一個有趣的兩段式開啟特性,並且解釋為凸邊角效應的結果。zh_TW
dc.description.abstractIn this thesis, we have successfully developed and fabricated two kinds of novel device structures, including suspended-nanowire (NW)-channel thin film transistors (TFTs) and vertical metal-oxide-semiconductor field-effect transistors (VMOS). The suspended NW channels in suspended-NW-channel TFTs and the sidewall spacer gate electrode in VMOS are formed by a simple and low-cost reactive ion etch (RIE) technique. Especially, in VMOS, further cost down could be achieved as only two main photolithographic reticles are needed through the process. The suspended-NW-channel TFTs with ultra-low subthreshold swing (S.S.) (35 mV/dec.) and considerable hysteresis window (3.7 V) are demonstrated. The limited pull-in drain current (ID), the transient-like behavior in ID, the asymmetric S.S., and the hysteresis window opening characteristics are also observed. Besides, the specific trends in hysteresis window, Vpi, Vpo, S.S.F and S.S.R with the change of geometric structure dimensions and VG sweeping rate are found and analyzed. Finally, based on all of the above observations, a conceptual model illustrating the interaction between the electrostatic force, the elastic recovery force and the surface adhesion forces during device operation is proposed. On the other hand, the VMOS devices exhibit a good on-off ratio of 106 and acceptable anti-punch through ability. In addition, an interesting two-step turn-on characteristic is also observed and explained by the convex corner effect.en_US
dc.language.isoen_USen_US
dc.subject奈米線zh_TW
dc.subject薄膜電晶體zh_TW
dc.subject多晶矽zh_TW
dc.subjectnanowireen_US
dc.subjectthin film transistoren_US
dc.subjectpoly siliconen_US
dc.title具懸浮奈米線結構之新穎元件的製作與特性分析zh_TW
dc.titleA Study on the Fabrication and Characterization of Novel Devices with Suspended Nanowire Structuresen_US
dc.typeThesisen_US
dc.contributor.department電子研究所zh_TW
顯示於類別:畢業論文


文件中的檔案:

  1. 151701.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。