Full metadata record
DC FieldValueLanguage
dc.contributor.author陳彥誠en_US
dc.contributor.authorChen, Yan-Chengen_US
dc.contributor.author蔡尚澕en_US
dc.contributor.author黃聖傑en_US
dc.contributor.authorTsai, Shang-Hoen_US
dc.contributor.authorHuang, Sheng-Chiehen_US
dc.date.accessioned2014-12-12T01:38:05Z-
dc.date.available2014-12-12T01:38:05Z-
dc.date.issued2010en_US
dc.identifier.urihttp://140.113.39.130/cdrfb3/record/nctu/#GT079712588en_US
dc.identifier.urihttp://hdl.handle.net/11536/44482-
dc.description.abstract在這篇論文,我們提出一個縮小搜尋範圍以降低拜訪點數的方法。利用這方法,我們可以大幅的降低所需要拜訪的點數,因此也就可以更快找到解。除此之外,我們還提出一個不需要乘法器且平行處理的球型解碼器,因為平行處理,我們可以在把搜尋時間減少一半。因為我們是採用depth-first的搜尋方式,所以我們可以支援BPSK、QPSK、16-QAM和64-QAM各種不同的調變方式。因為我們有縮小搜尋範圍加上使用平行處理,所以即使是使用depth-first搜尋方式,也可以很快找到最佳解。在製程是TSMC 0.18um,SNR值20的時候,我們的吞吐量是105.7Mbps。zh_TW
dc.description.abstractIn this paper, we propose an admissible set elimination (ASE) algorithm to efficiently reduce the number of visiting nodes. With ASE, we can reduce the number of visiting nodes dramatically. In addition, we propose a multiplier-free sphere decoder with parallel processing units and use parallel processing units to greatly reduce the search time. Further, we can support BPSK, QPSK, 16-QAM and 64-QAM modulations, because each time we search only one path for every processing unit. With ASE and parallel processing units, we only searching a little nodes to find the maximum likelihood (ML) solution even if we search one path at one time. The maximum achievable throughput of our proposal can be up to 105.7Mbps for SNR=20 using TSMC 0.18um process.en_US
dc.language.isoen_USen_US
dc.subject球型解碼器zh_TW
dc.subjectSphere Decodingen_US
dc.title高效率縮減搜尋範圍的平行處理之球型解碼器zh_TW
dc.titleAn Efficient Admissible-set Elimination for Sphere Decoding with Parallel Processingen_US
dc.typeThesisen_US
dc.contributor.department電控工程研究所zh_TW
Appears in Collections:Thesis