標題: 以雙內容可定址記憶體為基礎之一維/二維中值濾波器設計
A Dual-CAM based 1D/2D Median Filter Design
作者: 林盟淳
Meng-Chuen Lin
董蘭榮
Lan-Rong Dung
電控工程研究所
關鍵字: 雙內容可定址記憶體;中值濾波器;Dual-CAM;DCAM;Median Filter
公開日期: 2002
摘要: 中值濾波器在一維語音與二維影像處理扮演一個很重要的角色,中值濾波器利用其非線性的運算可以把脈衝雜訊訊給移除掉且不影響鄰近的訊號特性。本篇論文採用最多數決方式的中值濾波器演算法,並據以提出新式的一維/二維中值濾波器之實現方法。本論文提出的方法是以DCAM (Dual Content Addressable Memory)及多數決電路為基礎設計出可由使用者彈性實現一維或二維中值濾波器的DCAM 處理器。在晶片製作上,我們額外加入了掃描測試電路對敏感的多數決電路進行測試。晶片的實現面積為2401.9×2401.9 mm2,共7648個電晶體。根據模擬結果,當操作頻率為100MHZ時,DCAM 處理器足以適用於一維語音處理之應用,同時對二維影像處理方面而言,可以即時處理MPEG-1影像格式。
Median filtering plays an important role in modern signal processing applications in that it can perform filtering operations in statistical. The nature of nonlinearity makes median filtering a perfect tool to remove impulsive noise for audio or image processing applications. This thesis proposes a novel 1-D/2-D median filter architecture that consists of a DCAM (Dual Content Addressable Memory), a clocked majority circuit, and filtering controllers. The DCAM features a dual-field CAM structure that cooperates with maskable search/write registers for parallel operations. For the purpose of verification, we realize the proposed architecture into two parts: DCAM processor and function controller. The DCAM processor is implemented as an ASIC, and the function controller is prototyped by using FPGA. As the results, the die size of DCAM processor is 2401.9× 2401.9 mm2 and can process MPEG video in real-time while being operated at 100 MHz.
URI: http://140.113.39.130/cdrfb3/record/nctu/#NT910591024
http://hdl.handle.net/11536/71009
顯示於類別:畢業論文