标题: | HEVC之快速框內預測演算法與設計 ast Intra Prediction Algorithm and Design for High Efficiency Video Coding |
作者: | 方瀚萩 Fang,Han-Chiou 張添烜 Chang, Tian-Sheuan 電子工程學系 電子研究所 |
关键字: | 框內預測;自適應增強;HEVC Intra Prediction;Machine learning;AdaBoost |
公开日期: | 2014 |
摘要: | High Efficiency Video Coding (HEVC) 相較於之前的標準H.264 來說, 因為更多的預測單位大小和更多的框內預測模式種類,使得在進行框內預測來預測值的時候複雜度大幅的提升,為了減低硬體上的負擔和編碼上耗費的時間,這篇論文提出了快速演算法和設計來達到目的,我們所提出的方法包括減少預測單位大小的種類,以及減少框內預測時的預測模式來達到我們的目的。 這個方法大致上分為兩個部分,首先是對預測單元大小種類的減少,利用梯度特徵值先將預測單元大小種類減少至兩種後,再利用SATD值的分佈再將預測單元大小種類減少至一種。。第二個部分是運用一個簡單的三段式的框內預測模式選擇的演算法來對預測模式的數量來做削減。我們提出的方法在RD-rate 平均增加3.9 %, 但是相較於 HM-9.0rc的全框內編碼原始設定來說大約節省79 %的編碼時間。 在硬體的部分我們為RMD 處理程序設計了新的排程,。RMD 部分的硬體若以TSMC 90nm的技術合成,大約需要224.6K邏輯閘的數目量及1.762K位元組的晶片內建記憶體,而其可在工作頻率為270MHz的情況下,滿足處理畫面大小為4K×2K,每秒30張畫面的影片規格。 When compared to previous video standard H.264, High Efficiency Video Coding (HEVC) has significant computation complexity because of more PU size types and more intra prediction modes. To achieve real time encoding demands, this paper proposes a fast intra prediction algorithm and its design. The fast algorithm can be divided into two parts. The first part is the fast intra prediction unit (PU) size selection that is a gradient weight controlled block size selection to reduce PU sizes to two. These two PU sizes will be reduced to one for more complexity reduction based on the SATD distribution. The required intra prediction modes are reduced by almost half by s simple three-step algorithm. The simulation results show that the proposed algorithm can save 79% encoding time on average for all-intra main case compared to the default encoding scheme in HM-9.0rc1, with 3.9% BD-rate increases With TSMC 90 nm CMOS technology and 270 MHz operating frequency, the gate count of this work is about 224.608K and the memory usage is 1.762 Kbytes to support the 4k×2k 30 fps video encoding. |
URI: | http://140.113.39.130/cdrfb3/record/nctu/#GT070150200 http://hdl.handle.net/11536/76461 |
显示于类别: | Thesis |