Title: Architecture design of full HD JPEG XR encoder for digital photography applications
Authors: Pan, Chia-Ho
Chien, Ching-Yen
Chao, Wei-Min
Huang, Sheng-Chieh
Chen, Liang-Gee
電控工程研究所
Institute of Electrical and Control Engineering
Keywords: JPEG XR;high definition photo;Joint Photographic Experts Group (JPEG);VLSI architecture
Issue Date: 1-Aug-2008
Abstract: To satisfy the high quality image compression requirement, the new, JPEG XR compression standard is introduced. The analysis and architecture design with VLSI architecture of JPEG XR encoder are proposed in this paper which can encode 4:4:4 1920 x 1080 high definition photo in smooth. According to the simulation results, the throughput of the proposed design can encode 44.2 M samples/sec. This design can be used for digital photography applications to achieve low computation, low storage, and high dynamical range features.
URI: http://dx.doi.org/10.1109/TCE.2008.4637574
http://hdl.handle.net/11536/8498
ISSN: 0098-3063
DOI: 10.1109/TCE.2008.4637574
Journal: IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
Volume: 54
Issue: 3
Begin Page: 963
End Page: 971
Appears in Collections:Articles


Files in This Item:

  1. 000259367300003.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.