完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen, Ke-Horngen_US
dc.contributor.authorChang, Chia-Jungen_US
dc.contributor.authorLiu, Te-Hsienen_US
dc.date.accessioned2014-12-08T15:12:49Z-
dc.date.available2014-12-08T15:12:49Z-
dc.date.issued2008-01-01en_US
dc.identifier.issn0885-8993en_US
dc.identifier.urihttp://dx.doi.org/10.1109/TPEL.2007.911776en_US
dc.identifier.urihttp://hdl.handle.net/11536/9869-
dc.description.abstractSingle-ended and two-ended bidirectional capacitor multipliers for providing on-chip compensation, soft-start, and fast transient mechanisms are proposed in this paper. The bidirectional current mode capacitor multiplier technique can effectively move the crossover frequency toward to the origin in the start-up period for a smoothly rising of the output voltage. Besides, the small time constant is set by the fast transient control circuit in order to get a higher crossover frequency. Thus, the output voltage can be regulated to its stable value as fast as it can when large load current changes. A test chip fabricated by the Taiwan Semiconductor Manufacturing Corporation (TSMC) 0.35-mu m process verifies the correctness of the bidirectional current mode capacitor multiplier technique. Experimental results demonstrate the transient speed by our proposed technique is faster than that by conventional. control by about 2 times, and there is only about 76% dropout voltage of the conventional design with off-chip compensation. The proposed circuits consume more quiescent current about 10 mu A in single-ended capacitor multiplier and 20 mu A in two-ended capacitor multiplier. With the proposed bidirectional current mode capacitor multiplier technique, the performance of dc-dc converters is improved significantly and the external pins and footprint area are minimized.en_US
dc.language.isoen_USen_US
dc.subjectcapacitor multiplieren_US
dc.subjectcompensatoren_US
dc.subjectcurrent modeen_US
dc.subjectdc-dc converteren_US
dc.subjecton-chip compensationen_US
dc.titleBidirectional current-mode capacitor multipliers for on-chip compensationen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/TPEL.2007.911776en_US
dc.identifier.journalIEEE TRANSACTIONS ON POWER ELECTRONICSen_US
dc.citation.volume23en_US
dc.citation.issue1en_US
dc.citation.spage180en_US
dc.citation.epage188en_US
dc.contributor.department電控工程研究所zh_TW
dc.contributor.departmentInstitute of Electrical and Control Engineeringen_US
dc.identifier.wosnumberWOS:000253209000021-
dc.citation.woscount30-
顯示於類別:期刊論文


文件中的檔案:

  1. 000253209000021.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。