Monolithic 3D CMOS Using Layered Semiconductors
| dc.citation.epage | + | en_US |
| dc.citation.issue | 13 | en_US |
| dc.citation.spage | 2547 | en_US |
| dc.citation.volume | 28 | en_US |
| dc.contributor.author | Sachid, Angada B. | en_US |
| dc.contributor.author | Tosun, Mahmut | en_US |
| dc.contributor.author | Desai, Sujay B. | en_US |
| dc.contributor.author | Hsu, Ching-Yi | en_US |
| dc.contributor.author | Lien, Der-Hsien | en_US |
| dc.contributor.author | Madhvapathy, Surabhi R. | en_US |
| dc.contributor.author | Chen, Yu-Ze | en_US |
| dc.contributor.author | Hettick, Mark | en_US |
| dc.contributor.author | Kang, Jeong Seuk | en_US |
| dc.contributor.author | Zeng, Yuping | en_US |
| dc.contributor.author | He, Jr-Hau | en_US |
| dc.contributor.author | Chang, Edward Yi | en_US |
| dc.contributor.author | Chueh, Yu-Lun | en_US |
| dc.contributor.author | Javey, Ali | en_US |
| dc.contributor.author | Hu, Chenming | en_US |
| dc.contributor.department | 材料科學與工程學系 | zh_TW |
| dc.contributor.department | Department of Materials Science and Engineering | en_US |
| dc.date.accessioned | 2017-04-21T06:56:30Z | |
| dc.date.available | 2017-04-21T06:56:30Z | |
| dc.date.issued | 2016-04-06 | en_US |
| dc.description.abstract | Monolithic 3D integrated circuits using transition metal dichalcogenide materials and low-temperature processing are reported. A variety of digital and analog circuits are implemented on two sequentially integrated layers of devices. Inverter circuit operation at an ultralow supply voltage of 150 mV is achieved, paving the way to high-density, ultralow-voltage, and ultralow-power applications. | en_US |
| dc.identifier.doi | 10.1002/adma.201505113 | en_US |
| dc.identifier.issn | 0935-9648 | en_US |
| dc.identifier.journal | ADVANCED MATERIALS | en_US |
| dc.identifier.uri | http://dx.doi.org/10.1002/adma.201505113 | en_US |
| dc.identifier.uri | https://ir.lib.nycu.edu.tw/handle/11536/133422 | |
| dc.identifier.wosnumber | WOS:000373292700008 | en_US |
| dc.language.iso | en_US | en_US |
| dc.title | Monolithic 3D CMOS Using Layered Semiconductors | en_US |
Files
License bundle
1 - 1 of 1
Loading...
- Name:
- license.txt
- Size:
- 1.71 KB
- Format:
- Item-specific license agreed to upon submission
- Description: