<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

AN EFFICIENT TWO-DIMENSIONAL MODEL FOR CMOS LATCHUP ANALYSIS

dc.citation.epage407en_US
dc.citation.issue4en_US
dc.citation.spage395en_US
dc.citation.volume29en_US
dc.citation.woscount1
dc.contributor.authorCHEN, MJen_US
dc.contributor.authorWU, CYen_US
dc.contributor.department交大名義發表zh_TW
dc.contributor.department工學院zh_TW
dc.contributor.departmentNational Chiao Tung Universityen_US
dc.contributor.departmentCollege of Engineeringen_US
dc.date.accessioned2014-12-08T15:06:11Z
dc.date.available2014-12-08T15:06:11Z
dc.date.issued1986-04-01en_US
dc.identifier.issn0038-1101en_US
dc.identifier.journalSOLID-STATE ELECTRONICSen_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/4760
dc.identifier.wosnumberWOS:A1986A899500003
dc.language.isoen_USen_US
dc.titleAN EFFICIENT TWO-DIMENSIONAL MODEL FOR CMOS LATCHUP ANALYSISen_US
dc.typeArticleen_US

Files

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: