<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

An efficient approach to cross-fab route planning for wafer manufacturing

dc.citation.epage10968en_US
dc.citation.issue8en_US
dc.citation.spage10962en_US
dc.citation.volume36en_US
dc.citation.woscount5
dc.contributor.authorWu, Muh-Cherngen_US
dc.contributor.authorShih, Chang-Fuen_US
dc.contributor.authorChen, Chen-Fuen_US
dc.contributor.department工業工程與管理學系zh_TW
dc.contributor.departmentDepartment of Industrial Engineering and Managementen_US
dc.date.accessioned2014-12-08T15:08:40Z
dc.date.available2014-12-08T15:08:40Z
dc.date.issued2009-10-01en_US
dc.description.abstractThis paper proposes an efficient approach to solve a cross-fab route planning problem for semiconductor wafer manufacturing. A semiconductor company usually adopts a dual-fab strategy. Two fab sites are built neighbor to each other to facilitate capacity-sharing. A product thus may be produced by a cross-fab route; that is, some operations of a product are manufactured in one fab and the other operations in the other fab. This leads to a cross-fab routing planning problem, which involves two decisions-determining the cut-off point of the cross-fab route and the route ratio for each product-in order to maximize the throughput subject a cycle time constraint. A prior study has proposed a method to solve the cross-fab route planning problem; yet it is computationally extensive in solving large scale cases. To alleviate this deficiency, we proposed three enhanced methods. Experiment results show that the best enhanced method could significantly reduce the computational efforts from about 13 h to 0.5 h, while obtaining a satisfactory solution. (C) 2009 Elsevier Ltd. All rights reserved.en_US
dc.identifier.doi10.1016/j.eswa.2009.02.008en_US
dc.identifier.issn0957-4174en_US
dc.identifier.journalEXPERT SYSTEMS WITH APPLICATIONSen_US
dc.identifier.urihttp://dx.doi.org/10.1016/j.eswa.2009.02.008en_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/6639
dc.identifier.wosnumberWOS:000267179500020
dc.language.isoen_USen_US
dc.subjectDual-faben_US
dc.subjectCross-fab routeen_US
dc.subjectRoute planningen_US
dc.subjectCapacity-sharingen_US
dc.subjectGenetic algorithmen_US
dc.subjectLinear programmingen_US
dc.titleAn efficient approach to cross-fab route planning for wafer manufacturingen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
000267179500020.pdf
Size:
308.62 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: