<link rel="stylesheet" href="styles.cf390c6bfbe7555f.css"> Skip to main content

A Quantum Correction Model for Nanoscale Double-Gate MOS Devices Under Inversion Conditions

dc.citation.epage495en_US
dc.citation.issue2-4en_US
dc.citation.spage491en_US
dc.citation.volume2en_US
dc.citation.woscount6
dc.contributor.authorLi, Yimingen_US
dc.contributor.authorTang, Ting-Weien_US
dc.contributor.authorYu, Shao-Mingen_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.department友訊交大聯合研發中心zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.contributor.departmentD Link NCTU Joint Res Ctren_US
dc.date.accessioned2014-12-08T15:28:22Z
dc.date.available2014-12-08T15:28:22Z
dc.date.issued2003-12-01en_US
dc.description.abstractA quantum correction model for nanoscale double-gate MOSFETs under inversion conditions is proposed. Based on the solution of Schrodinger-Poisson equations, the developed quantum correction model is optimized with respect to (i) the left and right positions of the charge concentration peak, (ii) the maximum of the charge concentration, (iii) the total inversion charge sheet density, and (iv) the average inversion charge depth, respectively. This model can predict inversion layer electron density for various oxide thicknesses, silicon film thicknesses, and applied voltages. Compared to the Schrodinger-Poisson results, our model prediction is within 3.0% of accuracy. This quantum correction model has continuous derivatives and is therefore amenable to a device simulator.en_US
dc.identifier.doi10.1023/B:JCEL.0000011477.27016.6aen_US
dc.identifier.issn1569-8025en_US
dc.identifier.journalJOURNAL OF COMPUTATIONAL ELECTRONICSen_US
dc.identifier.urihttp://dx.doi.org/10.1023/B:JCEL.0000011477.27016.6aen_US
dc.identifier.urihttps://ir.lib.nycu.edu.tw/handle/11536/20516
dc.identifier.wosnumberWOS:000208478700077
dc.language.isoen_USen_US
dc.subjectquantum correctionen_US
dc.subjectdouble-gate MOS structureen_US
dc.subjectinversion conditionen_US
dc.titleA Quantum Correction Model for Nanoscale Double-Gate MOS Devices Under Inversion Conditionsen_US
dc.typeArticleen_US

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
000208478700077.pdf
Size:
100.75 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed to upon submission
Description: