1. You are Here：

Browsing by Author Chung, CP

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 43  next >
Issue DateTitleAuthor(s)
15-May-20033-disjoint gamma interconnection networksChen, CW; Lu, NP; Chung, CP; 資訊工程學系; Department of Computer Science
1-Sep-2002An analytical POC stack operations folding for continuous and discontinuous Java bytecodesTon, LR; Chang, LC; Chung, CP; 資訊工程學系; Department of Computer Science
15-May-2000Applying stack simulation for branch target buffersShiu, RM; Lu, NP; Chung, CP; 資訊科學與工程研究所; Institute of Computer Science and Engineering
1-Sep-1995An approximate agreement algorithm for wraparound meshesCheng, RL; Chung, CP; 交大名義發表; 資訊科學與工程研究所; National Chiao Tung University; Institute of Computer Science and Engineering
1-Nov-2004Branch-and-bound task allocation with task clustering-based pruningMa, YC; Chen, TF; Chung, CP; 資訊工程學系; Department of Computer Science
2002Code compression by register operand dependencyLin, K; Shann, JJJ; Chung, CP; 資訊工程學系; Department of Computer Science
1-Jan-2002Code compression techniques using operand field remappingLin, K; Chung, CP; 資訊工程學系; Department of Computer Science
1-Sep-1996Delayed precise invalidation - A software cache coherence schemeHwang, TS; Lu, NP; Chung, CP; 交大名義發表; 資訊工程學系; National Chiao Tung University; Department of Computer Science
10-Nov-2002Design of an optimal folding mechanism for Java processorsTon, LR; Chang, LC; Shann, JJ; Chung, CP; 資訊工程學系; Department of Computer Science
1-May-2002Design of instruction address queue for high degree x86 superscalar architecturesChiu, JC; Wang, MJY; Chung, CP; 資訊工程學系; Department of Computer Science
2000Design of instruction stream buffer with trace support for x86 processorsChiu, JC; Huang, IH; Chung, CP; 資訊工程學系; Department of Computer Science
1-Oct-2005Designing a disjoint paths interconnection network with fault tolerance and collision solvingChen, CW; Chung, CP; 資訊工程學系; Department of Computer Science
1-Sep-2001A dominance relation enhanced branch-and-bound task allocationMa, YC; Chung, CP; 資訊工程學系; Department of Computer Science
1-Nov-2000Enhancing Java processor performance with smart dynamic foldingChang, LC; Ton, LR; Kao, MF; Chung, CP; 資訊工程學系; Department of Computer Science
2000Exploiting Java bytecode parallelism by enhanced POC folding modelTon, LR; Chang, LC; Chung, CP; 資訊工程學系; Department of Computer Science
1-May-2006Fast query evaluation through document identifier assignment for inverted file-based information retrieval systemsCheng, CS; Chung, CP; Shann, JJJ; 資訊工程學系; Department of Computer Science
15-Aug-2001Fault-tolerant gamma interconnection network without backtrackingChen, CW; Chung, CP; 資訊工程學系; Department of Computer Science
1-Mar-2000Fault-tolerant gamma interconnection networks by chainingChen, CW; Lu, NP; Chen, TF; Chung, CP; 資訊工程學系; Department of Computer Science
10-Apr-1996A fault-tolerant multistage combining networkLu, NP; Chung, CP; 交大名義發表; 資訊科學與工程研究所; National Chiao Tung University; Institute of Computer Science and Engineering
1-May-2001High-bandwidth x86 instruction fetching based on instruction pointer tableChiu, JC; Chung, CP; 資訊工程學系; Department of Computer Science
Showing results 1 to 20 of 43  next >