Browsing by Subject parasitic capacitance

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 11 of 11
Issue DateTitleAuthor(s)
1-Jun-2020A 0.3V 10b 3MS/s SAR ADC With Comparator Calibration and Kickback Noise Reduction for Biomedical ApplicationsWang, Shih-Hsing; Hung, Chung-Chih; 電機資訊學士班; Undergraduate Honors Program of Electrical Engineering and Computer Science
1-Jan-2018Comparison of Parasitic Capacitances of Packaged Cascode Gallium Nitride Field-efect TransistorsWu, Chih-Chiang; Jeng, Shyr-Long; 機械工程學系; Department of Mechanical Engineering
1-Dec-2001Design on the low-capacitance bond pad for high-frequency I/O circuits in CMOS technologyKer, MD; Jiang, HC; Chang, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2015Evaluation of Electrical Performance of Various Tunnel TFETsHuang, Chi; Hung, Tao-Yi; Wang, Pei-Yu; Tsui, Bing-Yue; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jun-2003High-current characterization of polysilicon diode for electrostatic discharge protection in sub-quarter-micron complementary metal oxide semiconductor technologyKer, MD; Chang, CY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
Nov-2016Low-Leakage and Low-Trigger-Voltage SCR Device for ESD Protection in 28-nm High-k Metal Gate CMOS ProcessLin, Chun-Yu; Wu, Yi-Han; Ker, Ming-Dou; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Aug-2009A New Three-Dimensional Capacitor Model for Accurate Simulation of Parasitic Capacitances in Nanoscale MOSFETsGuo, Jyh-Chyurn; Yeh, Chih-Ting; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jul-2020RF/High-Speed I/O ESD Protection: Co-optimizing Strategy Between BEOL Capacitance and HBM Immunity in Advanced CMOS ProcessWu, Wei-Min; Ker, Ming-Dou; Chen, Shih-Hung; Chen, Jie-Ting; Linten, Dimitri; Groeseneken, Guido; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Aug-2017Simulation Model Development for Packaged Cascode Gallium Nitride Field-Effect TransistorsWu, Chih-Chiang; Jeng, Shyr-Long; 機械工程學系; Department of Mechanical Engineering
2016奈米Si CMOS元件模型與參數萃取方法應用於包含佈局與應力工程效應之高頻模擬與雜訊分析葉國良; 郭治群; Yeh, Kuo-Liang; Guo, Jyh-Chyurn; 電子工程學系 電子研究所
1995新型反-T狀井結構深次微米金氧半電晶體分析與模擬研究毛明瑞; Mao, Ming-Ray; 張國明; Kow-Ming Chang; 電子研究所