1. 目前位置：

瀏覽 的方式： 作者 Lee, Jen-Wei

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 8 筆資料，總共 8 筆
公開日期標題作者
1-一月-2013A 3.40ms/GF(p(521)) and 2.77ms/GF(2(521)) DF-ECC Processor with Side-Channel Attack ResistanceLee, Jen-Wei; Chung, Szu-Chi; Chang, Hsie-Chia; Lee, Chen-Yi; 交大名義發表; National Chiao Tung University
2011A Dual-Field Elliptic Curve Cryptographic Processor with a Radix-4 Unified Division UnitChen, Yao-Lin; Lee, Jen-Wei; Liu, Po-Chun; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2012An Efficient Countermeasure against Correlation Power-Analysis Attacks with Randomized Montgomery Operations for DF-ECC ProcessorLee, Jen-Wei; Chung, Szu-Chi; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-五月-2012An Efficient DPA Countermeasure With Randomized Montgomery Operations for DF-ECC ProcessorLee, Jen-Wei; Hsiao, Ju-Hung; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2015Efficient Hardware Architecture of eta(T) Pairing Accelerator Over Characteristic ThreeChung, Szu-Chi; Wu, Jing-Yu; Fu, Hsing-Ping; Lee, Jen-Wei; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2014Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element ArchitectureLee, Jen-Wei; Chung, Szu-Chi; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2012A High-Performance Elliptic Curve Cryptographic Processor over GF(p) with SPA ResistanceChung, Szu-Chi; Lee, Jen-Wei; Chang, Hsie-Chia; Lee, Chen-Yi; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2012具側漏資訊攻擊防禦之高硬體效能橢圓曲線密碼處理器李人偉; Lee, Jen-Wei; 李鎮宜; Lee, Chen-Yi; 電子工程學系 電子研究所
顯示 1 到 8 筆資料，總共 8 筆