1. 目前位置：

瀏覽 的方式： 作者 Luo, Hsin-Yu

跳到： 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字：  
顯示 1 到 10 筆資料，總共 10 筆
公開日期標題作者
2015120V/ns Output Slew Rate Enhancement Technique and High Voltage Clamping Circuit in High Integrated Gate Driver for Power GaN FETsYang, Hsiang-An; Chiu, Chao-Chang; Lai, Shin-Chi; Chen, Jui-Lung; Chang, Chih-Wei; Meng, Che-Hao; Chen, Ke-Horng; Wey, Chin-Long; Lin, Ying-Hsi; Lee, Chao-Cheng; Lin, Jian-Ru; Tsai, Tsung-Yen; Luo, Hsin-Yu; 交大名義發表; National Chiao Tung University
1-一月-2014A Class-D Amplifier Powered by Embedded Single-Inductor Bipolar-Output Power Module with Low Common Noise and Dynamic Voltage Boosting TechniqueChen, Shin-Hao; Lin, Kuei-Liang; Ng, Shao Siang; Chen, Ke-Horng; Wey, Chin-Long; Kang, Sheng; Cheng, Kevin; Huang, Li-Ren; Huang, Chao-Jen; Luo, Hsin-Yu; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-一月-2014A Dual-Level Dual-Phase Pulse-Width Modulation Class-D Amplifier with 0.001% THD, 112 dB SNRYang, Shang-Hsien; Yang, Yuan-Han; Chen, Ke-Horng; Hung, Chung-Chih; Wey, Chin-Long; Lin, Ying-Hsi; Tsai, Tsung-Yen; Huang, Chen-Chih; Lee, Chao-Cheng; Tai, Zhih Han; Cheng, Yi Hsuan; Tsai, Chi Chung; Luo, Hsin-Yu; Wang, Shih-Ming; Chen, Long-Der; Yang, Cheng-Chen; Hui, Huang Tian; 資訊工程學系; Department of Computer Science
1-一月-2014A Low THD Clock-Free Class-D Audio Amplifier with an Increased Damping Resistor and Cross Offset Cancellation TechniqueChou, Ying-Wei; Chien, Meng-Wei; Chen, Shin-Chieh; Chen, Ke-Horng; Lin, Ying-Hsi; Tsai, Tsung-Yen; Huang, Chen-Chih; Lee, Chao-Cheng; Tai, Zhih Han; Cheng, Yi Hsuan; Tsai, Chi Chung; Luo, Hsin-Yu; Wang, Shih-Ming; Chen, Long-Der; Yang, Cheng-Chen; Hui, Huang Tian; 電控工程研究所; Institute of Electrical and Control Engineering
1-三月-2013A Power Cloud System (PCS) for High Efficiency and Enhanced Transient Response in SoCShih, Chun-Jen; Chu, Kuan-Yu; Lee, Yu-Huei; Chen, Wei-Chung; Luo, Hsin-Yu; Chen, Ke-Horng; 電控工程研究所; Institute of Electrical and Control Engineering
1-一月-2014A Pseudo Fixed Switching Frequency 2kHz/A in Optimum On-Time Control Buck Converter with Predicting Correction Technique for EMI SolutionChen, Wei-Chung; Lin, Kuei-Liang; Chen, Ke-Horng; Lin, Ying-Hsi; Tsai, Tsung-Yen; Huang, Chen-Chih; Lee, Chao-Cheng; Tai, Zhih Han; Cheng, Yi Hsuan; Tsai, Chi Chung; Luo, Hsin-Yu; Wang, Shih-Ming; Chen, Long-Der; Yang, Cheng-Chen; 電控工程研究所; Institute of Electrical and Control Engineering
1-十月-2014Pseudo-Ramp Current Balance (PRCB) Technique With Offset Cancellation Control (OCC) in Dual-Phase DC-DC Buck ConverterSu, Yi-Ping; Chen, Wei-Chung; Huang, Yu-Ping; Lee, Yu-Huei; Chen, Ke-Horng; Luo, Hsin-Yu; 電控工程研究所; Institute of Electrical and Control Engineering
1-一月-2014Single Inductor Quad Output Switching Converter with Priority-Scheduled Program for Fast Transient and Unlimited-load Range in 40nm CMOS TechnologyChen, Wei-Chung; Huang, Tzu-Chi; Tsai, Tsu-Wei; Peng, Ruei-Hong; Lin, Kuei-Liang; Chen, Ke-Horng; Lin, Ying-Hsi; Tsai, Tsung-Yen; Huang, Chen-Chih; Lee, Chao-Cheng; Huang, Li-Ren; Huang, Chao-Jen; Hung, Chung-Chih; Wey, Chin-Long; Luo, Hsin-Yu; 交大名義發表; National Chiao Tung University
2015Suppressing Output Overshoot Voltage Technique with 47.1mW/mu s Power-Recycling Rate and 93% Peak Efficiency DC-DC Converter for Multi-core ProcessorsChien, Meng-Wei; Yang, Wen-Hau; Chou, Ying-Wei; Chen, Hsin-Chieh; Chen, Wei-Chung; Chen, Ke-Horng; Wey, Chin-Long; Lai, Shin-Chi; Lin, Ying-Hsi; Lee, Chao-Cheng; Lin, Jian-Ru; Tsai, Tsung-Yen; Luo, Hsin-Yu; 交大名義發表; National Chiao Tung University
2012Variable Sampling Slope (VSS) and No-Deadtime Ramp Generator (NDRG) Techniques for Closed-Loop Interleaving Power Factor Correction (PFC) Design with Suppression of Current MismatchChen, Chun-Yen; Peng, Ruei Hong; Tsai, Jen-Chieh; Kang, Yu-Chi; Ni, Chia-Lung; Chen, Yi-Ting; Chen, Ke-Horng; Wang, Shih-Ming; Lee, Ming-Wei; Luo, Hsin-Yu; 資訊工程學系; Department of Computer Science
顯示 1 到 10 筆資料，總共 10 筆