瀏覽 的方式: 作者 Yu, Ming H.

跳到: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
或是輸入前幾個字:  
顯示 1 到 6 筆資料,總共 6 筆
公開日期標題作者
2010A New Charge-Trap-Engineered Memory Device with Silicon-Oxide-Nitride-Vacuum-Silicon (SONVAS) Structure for LTPS-TFT-Based ApplicationsLiao, Ta-Chuan; Wu, Chun-Yu; Chen, Sheng-Kai; Yu, Ming H.; Kang, Tsung-Kuei; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-八月-2011Novel Dielectric-Engineered Trapping-Charge Poly-Si-TFT Memory With a TiN-Alumina-Nitride-Vacuum-Silicon StructureWu, Chun-Yu; Liu, Yen-Ting; Liao, Ta-Chuan; Yu, Ming H.; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-八月-2008Novel gate-all-around poly-Si TFTs with multiple nanowire channelsLiao, Ta-Chuan; Tu, Shih-Wei; Yu, Ming H.; Lin, Wei-Kai; Liu, Cheng-Chin; Chang, Kuo-Jui; Tai, Ya-Hsiang; Cheng, Huang-Chung; 電子工程學系及電子研究所; 顯示科技研究所; Department of Electronics Engineering and Institute of Electronics; Institute of Display
2009A Novel LTPS-TFT-Based Charge-Trapping Memory Device with Field-Enhanced Nanowire StructureLiao, Ta-Chuan; Chen, Sheng-Kai; Yu, Ming H.; Wu, Chun-Yu; Kang, Tsung-Kuei; Chien, Feng-Tso; Liu, Yen-Ting; Lin, Chia-Min; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-七月-2012A Novel Polysilicon Field-Enhanced Nanowire Thin-Film Transistor with the TiN-Hafnia-Nitride-Vacuum-Silicon (THNVAS) Structure for Nonvolatile Memory ApplicationsWu, Chun-Yu; Liao, Ta-Chuan; Liu, Yen-Ting; Yu, Ming H.; Cheng, Huang-Chung; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2006Relaxation-free strained SiGe with super anneal for 32nm high performance PMOS and beyondYu, Ming H.; Li, J. H.; Lin, H. H.; Chen, C. H.; Ku, K. C.; Nieh, C. F.; Hisa, H.; Sheu, Y. M.; Tsai, C. W.; Wang, Y. L.; Chu, H. Y.; Cheng, H. C.; Lee, T. L.; Chen, S. C.; Liang, M. S.; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics