完整後設資料紀錄
DC 欄位語言
dc.contributor.author孟慶宗en_US
dc.contributor.authorMENG CHINCHUNen_US
dc.date.accessioned2014-12-13T10:51:33Z-
dc.date.available2014-12-13T10:51:33Z-
dc.date.issued2008en_US
dc.identifier.govdocNSC97-2221-E009-171zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/102767-
dc.identifier.urihttps://www.grb.gov.tw/search/planDetail?id=1688181&docId=291116en_US
dc.description.abstract隨著矽製程技術的進步,一日千里,CMOS 主導了整個射頻通信積體電路的發 展。因為CMOS 的電晶體截止頻率越來越高,通信系統單晶片的趨勢已越來越明 顯。本計劃將應用矽製程技術來開發高性能之射頻通訊積體電路,以求提供系統整 合之解決方案。 在整個射頻通訊系統架構中,接收器架構佔了很重要的地位,尤其是對於鏡像 抑制的能力就非常重要,因此在此計畫中,我們將針對創新的威福哈特力接收機系 統分析與設計,並對於每一部份的電路如混頻器、正交相位產生器、50%責任週期 雙頻帶本地震盪訊號、以及電晶體元件特性做研究分析,如此一來,便可設計出高 鏡像抑制的接收機系統,最後,我們將把此系統設計、應用在雙頻帶的通訊系統中, 表現出其實用性與高效能特性。 計畫工作內容如下: 1.分析矽製程技術的吉伯特混頻器的隔絕度特性, 2.設計與實作運用LO 延遲補償電路的高性能矽製程技術吉伯特混頻器, 3.設計與實作創新的Weaver-Hartley 的鏡像抑制接收器, 4.設計與實作創新雙頻帶的Weaver-Hartley 的鏡像抑制接收器, 5.設計與實作創新雙頻帶頻率產生器, 6.建立鏡像抑制接收器自動化量測環境。zh_TW
dc.description.abstractAs the silicon-based technologies improve rapidly, the CMOS technology dominates the development of the RFIC. The CMOS transistor has higher and higher cut-off frequency and thus the communication SOC in CMOS is the trend. We will focus on developing the high performance RFIC using the silicon technologies in order to provide a solution to the system-on-chip. A receiver architecture plays an important role in the overall radio frequency communication system for image rejection. Therefore, our research topic is the analysis and design of novel Weaver-Hartley image rejection receivers. In addition, we work on transistor characteristics and each circuit such as mixers, quadrature generators, and 50% duty-cycle dual frequency generators. After the study, the receiver with high image rejection ratio is proposed and realized. Finally, this receiver architecture will be designed and applied for the dual-band communication system to reveal its practicability and high performance. The highlights of the research are summarized here. 1. Characterization and analysis of the isolation property of the silicon based Gilbert mixer. 2. Design and implementation of the high performance silicon based Gilbert mixer with LO time delay compensation stage. 3. Design and implementation of the novel Weaver-Hartley receiver. 4. Design and implementation of the dual-band Weaver-Hartley receiver. 5. Design and implementation of the dual-band frequency generator with 50% duty-cycle outputs. 6. Set-up and automation of the measurements for the image rejection system.en_US
dc.description.sponsorship行政院國家科學委員會zh_TW
dc.language.isozh_TWen_US
dc.subject射頻積體電路zh_TW
dc.subject威福哈特力接收機zh_TW
dc.subject應用LO 延遲補償的混頻器zh_TW
dc.subject雙頻帶zh_TW
dc.subject50%責任週期zh_TW
dc.subject除頻器zh_TW
dc.subjectradio frequency integrated circuitsen_US
dc.subjectWeaver-Hartley receiveren_US
dc.subjectGilbert mixerusing the LO time delay compensated cellen_US
dc.subjectdual banden_US
dc.subject50% duty cycleen_US
dc.subjectdivideren_US
dc.title先進可選性高鏡像抑制CMOS射頻接收機架構zh_TW
dc.titleAdvanced Reconfigurable CMOS RF Receiver Architecture with High Image Rejection Ratioen_US
dc.typePlanen_US
dc.contributor.department國立交通大學電信工程學系(所)zh_TW
顯示於類別:研究計畫


文件中的檔案:

  1. 972221E009171.PDF

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。