Full metadata record
DC FieldValueLanguage
dc.contributor.author李鎮宜en_US
dc.contributor.authorLEE CHEN-YIen_US
dc.date.accessioned2014-12-13T10:51:41Z-
dc.date.available2014-12-13T10:51:41Z-
dc.date.issued2008en_US
dc.identifier.govdocNSC97-2221-E009-167-MY3zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/102840-
dc.identifier.urihttps://www.grb.gov.tw/search/planDetail?id=1687411&docId=290937en_US
dc.description.abstract新一代的視訊解碼系統,除了必須滿足多標準和多模式的操作模式外,更重要的是如何降低功耗,以及隨著電源能量的多寡,提供行動視訊的最佳終端服務需求。在此三年(2008/8~2011/7)的研究計畫中,我們將延續過去三年(2005/8~2008/7)在視訊處理器的研究成果,朝低功耗、低成本、以及多模式的視訊解碼方案進行多項關鍵技術的研究。在多模式的研究議題上,主要將H.264/SVC的功能需求加入現有的雙模式(MPEG2和H.264)硬體平台上,探討新的關鍵模組的實現方案,以及從系統整體行為模式和效能的考量下,提出一更好的系統硬體架構,有助於單獨系統的效能展現和以IP為次系統的整合效益。在低成本的研究議題上,主要考量到如何降低解碼過程所需求的記憶容量,並採用外掛的記憶體模組,尤其當動態補償所需求的高記憶體容量和頻寬時,如何充分使用有限的資源(記憶容量和頻寬),達成符合標準解碼的運算需求。在低功耗的設計議題上,我們除了分析解碼行為的特徵和架構的相依性,藉以探討系統、個別模組、資料流等不同層級的低功耗設計方法,亦將奈米級製程所衍生的漏電流效應,一併考量,提供符合視訊解碼標準下的低功耗設計方案。此外,我們亦將建立FPGA的雛形系統展示平台,有利於關鍵模組和系統行為的呈現。zh_TW
dc.description.abstractAbstract: It is well understood that research efforts, for next-generation video decoding system, have to cover not only multi-standard and multi-mode operation capability, but also less power dissipation and power awareness with optimal picture quality, especially when mobile video services are taken into account. As a result, in this 3-year (2008/8~2011/7) research project proposal, we’ll further investigate several key issues related to so-called low-power, low-cost, and multi-mode video decoder solutions. Based on our previous work on a dual-mode video (2005/8~2008/7), we’ll leverage the available design platform and research results to further explore new design approaches. For multi-mode task, we’ll investigate the specifications defined in H.264/SVC and add those key modules into our H.264/MPGE2 decoder platform. Not only new key modules will be explored, but also system decoding behavior will be analyzed to study a better system architectural model so that a stand-alone and IP-based decoder solution can be obtained. For low-cost issue, the major problem lies in memory management and limited bus bandwidth. It is necessary to take into account available stand-alone memory modules, even SoC solutions become a must. Therefore developing a well-organized memory hierarchy and access mechanism to meet decoding requirements under limited resources (storage space and bus bandwidth) will be further explored. For low-power issue, an analysis of the decoding behavior and related hardware architecture will be conducted. Thus system exploration, module design, and data flow will be investigated to reduce power dissipation at different levels. In addition, leakage current due to nano-meter CMOS process will also be considered to provide a competitive video decoder solution. Finally an FPGA prototype will be set up to evaluate the performance of the proposed video decoder and related key modules.en_US
dc.description.sponsorship行政院國家科學委員會zh_TW
dc.language.isozh_TWen_US
dc.subject視訊解碼系統zh_TW
dc.subject多模式zh_TW
dc.subject多標準zh_TW
dc.subject低功耗zh_TW
dc.subject低成本zh_TW
dc.subjectVideo Decoderen_US
dc.subjectMulti-Modeen_US
dc.subjectMulti-Standarden_US
dc.subjectLow-Poweren_US
dc.subjectLow-Costen_US
dc.title應用於行動通訊之下世代低功耗視訊解碼器zh_TW
dc.titleNext-Generation Low-Power Video Decoder for Mobile Communicationsen_US
dc.typePlanen_US
dc.contributor.department國立交通大學電子工程學系及電子研究所zh_TW
Appears in Collections:Research Plans