標題: Method for buffering clock skew by using a logical effort
作者: Hsieh Chung-Ying
Chang Ming-Hung
Hwang Wei
公開日期: 16-七月-2013
摘要: A method buffers clock skew by using a logical effort, and is applicable to a clock tree that stays in a strong-inversion region, a moderate-inversion region, or a weak-inversion region. The method includes establishing in the clock tree a temperature sensor and a tunable-width buffer, and establishing width and temperature comparative lists according to a logical effort equation, for the tunable-width buffer to be individually applied to the strong-inversion region, the moderate-inversion region, and the weak-inversion region; selecting one from the width and temperature comparative lists that corresponds to one of the inversion regions in which the clock tree stays, enabling the temperature sensor to sense a temperature, and searching the selected width and temperature comparative list for a width that corresponds to the temperature sensed by the temperature sensor; and enabling the tunable-width buffer to perform a width modulation process according to the searched width.
官方說明文件#: G06F001/04
H03K003/00
URI: http://hdl.handle.net/11536/104461
專利國: USA
專利號碼: 08487684
顯示於類別:專利資料


文件中的檔案:

  1. 08487684.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。