完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChen Wei Zenen_US
dc.contributor.authorLee Yen-Weien_US
dc.date.accessioned2014-12-16T06:14:14Z-
dc.date.available2014-12-16T06:14:14Z-
dc.date.issued2012-05-22en_US
dc.identifier.govdocH03D003/24zh_TW
dc.identifier.govdocH03L007/00zh_TW
dc.identifier.govdocH03M003/00zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/104579-
dc.description.abstractA phase-locked loop frequency synthesizer and a loop locking method thereof are provided. The phase-locked loop frequency synthesizer includes a reference route sigma-delta modulator feedback circuit, a reference phase integration circuit coupled to the output end of the reference route sigma-delta modulator feedback circuit, a phase/frequency detector coupled to the output ends of the reference and feedback phase integration circuit, a loop filter coupled to the output end of the phase/frequency detector and the input end of the reference route sigma-delta modulator feedback circuit, an oscillator coupled to the output end of the loop filter, and a feedback phase integration circuit coupled to the output end of the oscillator and the input end of the phase/frequency detector. In the phase-locked loop frequency synthesizer, the oscillator generates corresponding frequency output signals which yield the advantages of resisting noise signals, enhancing resolution, and facilitating integration.zh_TW
dc.language.isozh_TWen_US
dc.titlePhase-locked loop frequency synthesizer and loop locking method thereofzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber08183936zh_TW
顯示於類別:專利資料


文件中的檔案:

  1. 08183936.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。