完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWU Chun-Yuen_US
dc.contributor.authorLYU Yuan-Fuen_US
dc.date.accessioned2014-12-16T06:14:50Z-
dc.date.available2014-12-16T06:14:50Z-
dc.date.issued2014-03-20en_US
dc.identifier.govdocH03M003/02zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/104939-
dc.description.abstractThe invention comprises sample-and-hold circuit and digital-to-analog converter into a differentially operational unit. In analog-to-digital conversion unit, on the premise of fixed or non-fixed quantization error, analog-to-digital converter dynamically adjusts number of bits solved or size of quantized step according to the magnitude of differential voltage between sampled input signal and previously quantized input signal, thus this invention can reduce the non-necessary power consumption from redundant code and overload of input signal. Differentially operational unit and analog-to-digital unit share the same capacitor array which has binary-weighted arrangement to reduce circuit complexity and area.zh_TW
dc.language.isozh_TWen_US
dc.titleDelta Modulatorzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20140077982zh_TW
顯示於類別:專利資料


文件中的檔案:

  1. 20140077982.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。