Full metadata record
DC FieldValueLanguage
dc.contributor.authorCHANG Yungen_US
dc.contributor.authorHuang Po-Tsangen_US
dc.contributor.authorHwang Weien_US
dc.date.accessioned2014-12-16T06:15:01Z-
dc.date.available2014-12-16T06:15:01Z-
dc.date.issued2013-01-31en_US
dc.identifier.govdocG06F012/02zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/105082-
dc.description.abstractDifferent processor elements in multi-task/multi-core system on chip may have different memory requirements at runtime. The method for adaptively allocating cache memory re-allocates the cache resource by updating the bank assignment table. According to the associativity-based partitioning scheme, centralized memory is separated into several groups of SRAM banks which are numbered differently. These groups are assigned to different processor elements to be L2 caches. The bank assignment information is recoded in bank assignment table, and is updated by system profiling engine. By changing the information in bank assignment table, the cache resource re-allocation for processor elements is achieved.zh_TW
dc.language.isozh_TWen_US
dc.titleSYSTEM AND METHOD FOR ALLOCATING CACHE MEMORYzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20130031327zh_TW
Appears in Collections:Patents


Files in This Item:

  1. 20130031327.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.