Full metadata record
DC FieldValueLanguage
dc.contributor.authorLIU Po-Tsunen_US
dc.contributor.authorChu Li-Weien_US
dc.contributor.authorZheng Guang-Tingen_US
dc.date.accessioned2014-12-16T06:15:03Z-
dc.date.available2014-12-16T06:15:03Z-
dc.date.issued2012-12-13en_US
dc.identifier.govdocH01L033/08zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/105104-
dc.description.abstractThe present invention provides an analog memory cell circuit for the LTPS TFT-LCD. The circuit comprises the first transistor, second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, and the capacitor. It comprises a plurality of operation period, wherein the transistors are controlled in accordance with the first scan signal, the second scan signal, and the third scan signal, the output signal is output in the opposite to the output jack.zh_TW
dc.language.isozh_TWen_US
dc.titleANALOG MEMORY CELL CIRCUIT FOR THE LTPS TFT-LCDzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20120313104zh_TW
Appears in Collections:Patents


Files in This Item:

  1. 20120313104.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.