Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chang, Mu-Tien | en_US |
dc.contributor.author | Huang, Po-Tsang | en_US |
dc.contributor.author | Hwang, Wei | en_US |
dc.date.accessioned | 2014-12-16T06:15:33Z | - |
dc.date.available | 2014-12-16T06:15:33Z | - |
dc.date.issued | 2010-07-08 | en_US |
dc.identifier.govdoc | G11C007/00 | zh_TW |
dc.identifier.govdoc | G11C008/16 | zh_TW |
dc.identifier.uri | http://hdl.handle.net/11536/105393 | - |
dc.description.abstract | The invention relates to a dual-threshold-voltage two-port sub-threshold SRAM cell apparatus. The above-mentioned apparatus comprises a first inverter, a second inverter, an access transistor and a read buffer. The first inverter and the second inverter include a plurality of first operating elements and a plurality of second operating elements for storing data. The access transistor is coupled to the first inverter and the second inverter, wherein the first operating elements and the second operating elements are high threshold voltage operating elements and the access transistor is low threshold voltage operating transistor. The read buffer is used for performing a read operation. | zh_TW |
dc.language.iso | zh_TW | en_US |
dc.title | Dual-threshold-voltage two-port sub-threshold SRAM cell apparatus | zh_TW |
dc.type | Patents | en_US |
dc.citation.patentcountry | USA | zh_TW |
dc.citation.patentnumber | 20100172194 | zh_TW |
Appears in Collections: | Patents |
Files in This Item:
If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.