完整後設資料紀錄
DC 欄位語言
dc.contributor.authorKuo, Chien-Nanen_US
dc.contributor.authorChen, Huan-Shengen_US
dc.date.accessioned2014-12-16T06:15:37Z-
dc.date.available2014-12-16T06:15:37Z-
dc.date.issued2010-05-20en_US
dc.identifier.govdocG06F007/44zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/105410-
dc.description.abstractA circuit and a method for implementing frequency tripled I/Q signals are proposed, including receiving two input I/Q signals through frequency multipliers so as to generate two frequency multiplied signals and mixing the input I/Q signals and the corresponding frequency multiplied signals through mixers for generating and outputting two I/Q signals with a frequency three times that of the input I/Q signals. The invention eliminates the requirement for high amplitude of the input signals as in the prior art and has lower power consumption and broader bandwidth and can be used as high frequency signal sources in any single chip processes.zh_TW
dc.language.isozh_TWen_US
dc.titleCIRCUIT AND METHOD FOR IMPLEMENTING FREQUENCY TRIPLED I/Q SIGNALSzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20100123507zh_TW
顯示於類別:專利資料


文件中的檔案:

  1. 20100123507.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。