完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Chang, Hsie-Chia | en_US |
dc.contributor.author | Lee, Chen-Yi | en_US |
dc.date.accessioned | 2014-12-16T06:16:21Z | - |
dc.date.available | 2014-12-16T06:16:21Z | - |
dc.date.issued | 2003-07-03 | en_US |
dc.identifier.govdoc | H03M013/00 | zh_TW |
dc.identifier.uri | http://hdl.handle.net/11536/105791 | - |
dc.description.abstract | The presently invention discloses a method for computing error locator polynomial and error evaluator polynomial in the key equation solving step of the error correction code decoding process whereby the polynomials are generated through at most t intermediate iterations that can be implemented with minimal amount of hardware circuitry. However, depending on the selected (N,K) code, the number of cycles required for the calculation of the polynomials would be within the time required for the calculation of upstream data. Additionally, the present invention for computing the error locator polynomial and the error value polynomial employs an efficient scheduling of a small number of registers and finite-field multipliers (FFMs) without the need of finite-field inverters (FFIs) is illustrated. Using these new methods, a new area-efficient architecture that uses only 4t+2ρ+4 registers and three FFMs and no FFIs is presented to implement the inversionless Euclidean algorithm. | zh_TW |
dc.language.iso | zh_TW | en_US |
dc.title | Method and apparatus for solving key equation polynomials in decoding error correction codes | zh_TW |
dc.type | Patents | en_US |
dc.citation.patentcountry | USA | zh_TW |
dc.citation.patentnumber | 20030126543 | zh_TW |
顯示於類別: | 專利資料 |