完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHuang, Zhe-Yangen_US
dc.contributor.authorHuang, Che-Chengen_US
dc.contributor.authorChen, Chun-Chiehen_US
dc.contributor.authorHung, Chung-Chihen_US
dc.date.accessioned2014-12-08T15:16:19Z-
dc.date.available2014-12-08T15:16:19Z-
dc.date.issued2007en_US
dc.identifier.isbn978-1-4244-0796-5en_US
dc.identifier.urihttp://hdl.handle.net/11536/12111-
dc.identifier.urihttp://dx.doi.org/10.1109/ISICIR.2007.4441887en_US
dc.description.abstractIn this paper a CMOS dual-wideband low-noise amplifier (LNA) is designed for ultra-wideband (UWB) wireless receiver radio system. The design consists of a wideband input impedance matching network, two stage cascode amplifiers with shunt-peaked load, a notch filter and an output buffer for measurement purpose. It is simulated in TSMC 0.18um standard RF CMOS process. The LNA gives 13.66dB maximum power gain between 3.0GHz-4.9GHz and 10.34dB maximum power gain between 6.0GHz-10.3GHz while consuming 24.07mW through a 1.8V supply. Over the 3.1GHz-4.9GHz frequency band and the 6.0GHz-10.3GHz, a minimum noise figure is 2.6dB and 3.8dB. Input return loss lower than - 8.31dB in all bandwidth have been achieved.en_US
dc.language.isoen_USen_US
dc.subjectRFICen_US
dc.subjectultra-widebanden_US
dc.subjectUWBen_US
dc.subjectnotch filteren_US
dc.subjectLNA and low-noise amplifieren_US
dc.titleCMOS dual-wideband low-noise amplifier in 3.1GHz-4.9GHz and 6.0GHz-10.3GHz for ultra-wideband wireless receiveren_US
dc.typeProceedings Paperen_US
dc.identifier.doi10.1109/ISICIR.2007.4441887en_US
dc.identifier.journal2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2en_US
dc.citation.spage418en_US
dc.citation.epage421en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000256457800107-
顯示於類別:會議論文


文件中的檔案:

  1. 000256457800107.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。