A mismatch compensation circuit for CMOS quadrature VCO phase error

完整後設資料紀錄

DC 欄位	值	語言
dc.contributor.author	Lee, Han-Jian	en_US
dc.contributor.author	Chen, Che-Sheng	en_US
dc.contributor.author	Wuen, Wen-Shen	en_US
dc.contributor.author	Wen, Kuei-Ann	en_US
dc.date.accessioned	2014-12-08T15:16:24Z	-
dc.date.available	2014-12-08T15:16:24Z	-
dc.date.issued	2007	en_US
dc.identifier.isbn	978-1-4244-1448-2	en_US
dc.identifier.uri	http://hdl.handle.net/11536/12156	-
dc.description.abstract	This paper presents an analysis of phase errors; in LC quadrature VCO with a common-mode model. A mismatch compensation circuit is proposed to alleviate phase errors due to common-mode transconductance mismatch. With the compensation circuit, quardature phase errors and image rejection ration rate (IRR) are improved about 1.5 degrees and 4.7dB, respectively. The compensation circuit consumes 1.1mW.	en_US
dc.language.iso	en_US	en_US
dc.subject	voltage controlled oscillators	en_US
dc.subject	quadrature phase error	en_US
dc.subject	compensation	en_US
dc.title	A mismatch compensation circuit for CMOS quadrature VCO phase error	en_US
dc.type	Proceedings Paper	en_US
dc.identifier.journal	2007 INTERNATIONAL SYMPOSIUM ON SIGNALS, SYSTEMS AND ELECTRONICS, VOLS 1 AND 2	en_US
dc.citation.spage	482	en_US
dc.citation.epage	485	en_US
dc.contributor.department	電子工程學系及電子研究所	zh_TW
dc.contributor.department	Department of Electronics Engineering and Institute of Electronics	en_US
dc.identifier.wosnumber	WOS:000253451000124	-
顯示於類別：	會議論文