A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator

標題:	A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator
作者:	Wu, CY Chou, CY 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics
關鍵字:	CMOS technology;double-quadrature architecture;IEEE 802.11a;low-noise amplifier;quadrature generator;quadrature voltage-controlled oscillator;radio frequency;receiver
公開日期:	1-三月-2004
摘要:	A 5-GHz CMOS double-quadrature front-end receiver for wireless LAN application is proposed. In the receiver, a one-stage RLC phase shifter is used to generate quadrature RF signals. Implemented in 0.18 mum CMOS technology, the receiver chip can achieve 50.6-dB image rejection with power dissipation of 22.4 mW at 1.8-V voltage supply.
URI:	http://dx.doi.org/10.1109/JSSC.2003.822779 http://hdl.handle.net/11536/26982
ISSN:	0018-9200
DOI:	10.1109/JSSC.2003.822779
期刊:	IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume:	39
Issue:	3
起始頁:	519
結束頁:	521
顯示於類別：	期刊論文

文件中的檔案：

若為 zip 檔案，請下載檔案解壓縮後，用瀏覽器開啟資料夾中的 index.html 瀏覽全文。