完整後設資料紀錄
DC 欄位語言
dc.contributor.authorZhong, Chia-Wenen_US
dc.contributor.authorLin, Horng-Chihen_US
dc.contributor.authorLiu, Kou-Chenen_US
dc.contributor.authorHuang, Tiao-Yuanen_US
dc.date.accessioned2015-12-02T02:59:28Z-
dc.date.available2015-12-02T02:59:28Z-
dc.date.issued2015-10-01en_US
dc.identifier.issn0741-3106en_US
dc.identifier.urihttp://dx.doi.org/10.1109/LED.2015.2465144en_US
dc.identifier.urihttp://hdl.handle.net/11536/128237-
dc.description.abstractp-type SnO thin-film transistors (TFTs) using a nominally symmetrical double-gated (DG) structure were studied in this letter. The top and bottom gates can be biased independently (single-gated mode) or jointly to switch the device (DG mode). For the latter operation, it is shown that ON current, subthreshold swing, and OFF-state current of the SnO TFT are all improved as compared with the operations when only one of the two gates is biased. As the device is operated under the DG mode, field-effect mobility of 6.54 cm(2)/V-s, high ON/OFF current ratio of >10(5), and subthreshold swing of 143 mV/decade are obtained. Moreover, the capability of the device in tuning its transfer characteristics under the single-gated operation with the bias applied to the opposite gate is also confirmed.en_US
dc.language.isoen_USen_US
dc.subjectSnOen_US
dc.subjectmetal oxideen_US
dc.subjectdouble gateen_US
dc.subjectthin-film transistoren_US
dc.titleImproving Electrical Performances of p-Type SnO Thin-Film Transistors Using Double-Gated Structureen_US
dc.typeArticleen_US
dc.identifier.doi10.1109/LED.2015.2465144en_US
dc.identifier.journalIEEE ELECTRON DEVICE LETTERSen_US
dc.citation.volume36en_US
dc.citation.issue10en_US
dc.citation.spage1053en_US
dc.citation.epage1055en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000362288700020en_US
dc.citation.woscount0en_US
顯示於類別:期刊論文