完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLiu Chih-Weien_US
dc.contributor.authorChen Shin-Kaien_US
dc.contributor.authorChang Kuo-Chiangen_US
dc.contributor.authorWu Tsung-Yien_US
dc.contributor.authorTsai An-Chien_US
dc.date.accessioned2015-12-04T07:03:13Z-
dc.date.available2015-12-04T07:03:13Z-
dc.date.issued2015-09-17en_US
dc.identifier.govdocG06F007/40zh_TW
dc.identifier.urihttp://hdl.handle.net/11536/128688-
dc.description.abstractProvided is a method for processing pipelined data using a variable-latency speculating booth multiplier (VLSBM), including a first operation and a second operation. The first operation has the steps of partitioning partial products into a least significant part (LSP) and a most significant part (MSP), estimating a carry of the LSP, computing the MSP based on the estimated carry, computing the LSP independently to obtain a true carry and detecting a computation error by comparing the estimated carry with the true carry. Also, the second operation has the step of correcting the computation error based on the difference between the estimated carry and the true carry. Further, a VLSBM for processing pipelined data is also provided.zh_TW
dc.language.isozh_TWen_US
dc.titleVARIABLE-LATENCY SPECULATING PIPELINED BOOTH MULTIPLIER WITH STATISTICAL CARRY ESTIMATION FOR ERROR DETECTION AND RECOVERYzh_TW
dc.typePatentsen_US
dc.citation.patentcountryUSAzh_TW
dc.citation.patentnumber20150261500zh_TW
顯示於類別:專利資料


文件中的檔案:

  1. 20150261500.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。