完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Hung, Jui-Hui | en_US |
dc.contributor.author | Chen, Sau-Gee | en_US |
dc.date.accessioned | 2014-12-08T15:17:50Z | - |
dc.date.available | 2014-12-08T15:17:50Z | - |
dc.date.issued | 2009 | en_US |
dc.identifier.isbn | 978-981-08-2468-6 | en_US |
dc.identifier.uri | http://hdl.handle.net/11536/12923 | - |
dc.description.abstract | For LDPC decoding, bit-flipping (BF) algorithms are much simpler than the min-sum algorithms (MSA). However, BF algorithms have the disadvantages of poorer performances and higher iteration counts than MSA. This paper introduces the concepts of low correlation search and culprit vote to further improve the efficiency of the existing BF algorithms. High decoding performances and low iteration number are achieved by flipping those bits with low correlation as much as possible and introducing an additional syndrome vote procedure. As a result, the proposed algorithm can achieve significant decoding performance which is very close to the min-sum algorithm (MSA) but with much lower computation complexity. | en_US |
dc.language.iso | en_US | en_US |
dc.subject | channel coding | en_US |
dc.subject | LDPC codes | en_US |
dc.subject | bit-flipping algorithm | en_US |
dc.title | A High-Performance Multibit-Flipping Algorithm for LDPC Decoding | en_US |
dc.type | Proceedings Paper | en_US |
dc.identifier.journal | PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009) | en_US |
dc.citation.spage | 280 | en_US |
dc.citation.epage | 283 | en_US |
dc.contributor.department | 電子工程學系及電子研究所 | zh_TW |
dc.contributor.department | Department of Electronics Engineering and Institute of Electronics | en_US |
dc.identifier.wosnumber | WOS:000290361900070 | - |
顯示於類別: | 會議論文 |