標題: Short-channel metal-gate TFTs with modified Schottky-barrier source/drain
作者: Huang, CF
Tsui, BY
電子工程學系及電子研究所
Department of Electronics Engineering and Institute of Electronics
關鍵字: thin-film transistor (TFT);Schottky-barrier (SB);silicide
公開日期: 1-一月-2006
摘要: A thin active layer, a fully silicided source/drain (S/D), a modified Schottky-barrier, a high dielectric constant (high-kappa) gate dielectric, and a metal gate are integrated to realize high-performance thin-film transistors (TFTs). Devices with 0.1-mu m gate length were fabricated successfully. Low threshold voltage, low subthreshold swing, high transconductance, low S/D resistance, high on/off current ratio, and negligible threshold voltage rolloff are demonstrated. It is thus suggested for the first time that the short-channel modified Schottky-barrier TFT is a solution to carrier out three-dimension integrated circuits and system-on-panel.
URI: http://dx.doi.org/10.1109/LED.2005.860378
http://hdl.handle.net/11536/12925
ISSN: 0741-3106
DOI: 10.1109/LED.2005.860378
期刊: IEEE ELECTRON DEVICE LETTERS
Volume: 27
Issue: 1
起始頁: 43
結束頁: 45
顯示於類別:期刊論文


文件中的檔案:

  1. 000234397800015.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。