標題: | The Serial Commutator FFT |
作者: | Garrido, Mario Huang, Shen-Jui Chen, Sau-Gee Gustafsson, Oscar 電子工程學系及電子研究所 Department of Electronics Engineering and Institute of Electronics |
關鍵字: | Fast Fourier transform (FFT);pipelined architecture;serial commutator (SC) |
公開日期: | 十月-2016 |
摘要: | This brief presents a new type of fast Fourier transform (FFT) hardware architectures called serial commutator (SC) FFT. The SC FFT is characterized by the use of circuits for bit-dimension permutation of serial data. The proposed architectures are based on the observation that, in the radix-2 FFT algorithm, only half of the samples at each stage must be rotated. This fact, together with a proper data management, makes it possible to allocate rotations only every other clock cycle. This allows for simplifying the rotator, halving the complexity with respect to conventional serial FFT architectures. Likewise, the proposed approach halves the number of adders in the butterflies with respect to previous architectures. As a result, the proposed architectures use the minimum number of adders, rotators, and memory that are necessary for a pipelined FFT of serial data, with 100% utilization ratio. |
URI: | http://dx.doi.org/10.1109/TCSII.2016.2538119 http://hdl.handle.net/11536/132659 |
ISSN: | 1549-7747 |
DOI: | 10.1109/TCSII.2016.2538119 |
期刊: | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS |
Volume: | 63 |
Issue: | 10 |
起始頁: | 974 |
結束頁: | 978 |
顯示於類別: | 期刊論文 |