Full metadata record
DC FieldValueLanguage
dc.contributor.authorJuang, W. -H.en_US
dc.contributor.authorLai, S. -C.en_US
dc.contributor.authorChen, K. -H.en_US
dc.contributor.authorTsai, W. -K.en_US
dc.contributor.authorLuo, C. -H.en_US
dc.date.accessioned2017-04-21T06:56:20Z-
dc.date.available2017-04-21T06:56:20Z-
dc.date.issued2017-01-05en_US
dc.identifier.issn0013-5194en_US
dc.identifier.urihttp://dx.doi.org/10.1049/el.2016.3106en_US
dc.identifier.urihttp://hdl.handle.net/11536/133212-
dc.description.abstractA novel hopping discrete Fourier transform (DFT) algorithm and its architecture design for efficiently computing time-frequency spectra are presented. Since the sliding process is adopted sample by sample, the spectral bin output data rate is the same as the input data rate. Under the conditions of an M-sample complex input sequence (M = 256), and N-point recursive DFT computation (N = 64) for time hop L (L = 4), the proposed method has the following advantages: (i) the computational complexity of Proposed-I requires only four complex additions and four complex multiplications for each frequency bin, after the first spectral component has been finally calculated; (ii) Proposed-II utilises a re-timing scheme to greatly shorten and balance the critical path; (iii) Proposed-II is less computationally complex than Wang et al.\'s method, as the numbers of multiplication and addition operations in the proposed algorithm are 768 and 1024, representing reductions of 50 and 20%, respectively. In addition, the number of coefficients can be reduced by 50% compared with Park et al.\'s method. In the FPGA implementation, the proposed design can be operated at 47.26 MHz. It is thus more suitable for use with real-time analytic applications of time-frequency spectra.en_US
dc.language.isoen_USen_US
dc.subjectfrequency hop communicationen_US
dc.subjectdiscrete Fourier transformsen_US
dc.subjectcomputational complexityen_US
dc.subjecttime-frequency analysisen_US
dc.subjectlow-complexity hopping DFT designen_US
dc.subjectcompact recursive structureen_US
dc.subjecthopping discrete Fourier transform algorithmen_US
dc.subjectsliding processen_US
dc.subjectFPGAen_US
dc.titleLow-complexity hopping DFT design based on a compact recursive structureen_US
dc.identifier.doi10.1049/el.2016.3106en_US
dc.identifier.journalELECTRONICS LETTERSen_US
dc.citation.volume53en_US
dc.citation.issue1en_US
dc.citation.spage25en_US
dc.citation.epage26en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000393750600014en_US
Appears in Collections:Articles