完整後設資料紀錄
DC 欄位語言
dc.contributor.authorShrestha, Niraj Manen_US
dc.contributor.authorLi, Yimingen_US
dc.contributor.authorChang, Edward Yien_US
dc.date.accessioned2017-04-21T06:55:49Z-
dc.date.available2017-04-21T06:55:49Z-
dc.date.issued2016-03en_US
dc.identifier.issn1569-8025en_US
dc.identifier.urihttp://dx.doi.org/10.1007/s10825-015-0738-5en_US
dc.identifier.urihttp://hdl.handle.net/11536/134046-
dc.description.abstractGallium nitride (GaN) based vertical high electron mobility transistor (HEMT) is very crucial for high power applications. Combination of advantageous material properties of GaN for high speed applications and novel vertical structure makes this device very beneficial for high power application. To improve the device performance especially in high drain bias condition, a novel GaN based vertical HEMT with silicon dioxide (SiO2) current blocking layer (CBL) was reported recently. In this paper, effects of the thickness of CBL layer and the aperture length on the electrical and breakdown characteristics of GaN vertical HEMTs with SiO2 CBL are simulated by using two-dimensional quantum-mechanically corrected device simulation. Intensive numerical study on the device enables us to optimize and conclude that devices with 0.5-mu m-thick SiO2 layer and 1-mu m-long aperture will be beneficial considerations to improve the device performance. Notably, using the multiple apertures can effectively reduce the on-state conducting resistance of the device. On increasing the number of apertures, the drain current is increased but the breakdown voltage is decreased. Therefore, device with four apertures is taken as an optimized result. The maximum drain current of 84 mA at V-G = 1V and V-D = 30 V, and the breakdown voltage of 480 V have been achieved for the optimized device.en_US
dc.language.isoen_USen_US
dc.subjectVertical high electron mobility transistoren_US
dc.subjectSilicon dioxide current blocking layeren_US
dc.subjectMultiple aperturesen_US
dc.subjectElectrical characteristicen_US
dc.subjectBreakdown voltageen_US
dc.subjectSimulationen_US
dc.titleOptimal design of the multiple-apertures-GaN-based vertical HEMTs with SiO2 current blocking layeren_US
dc.identifier.doi10.1007/s10825-015-0738-5en_US
dc.identifier.journalJOURNAL OF COMPUTATIONAL ELECTRONICSen_US
dc.citation.volume15en_US
dc.citation.issue1en_US
dc.citation.spage154en_US
dc.citation.epage162en_US
dc.contributor.department材料科學與工程學系zh_TW
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Materials Science and Engineeringen_US
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:000371402300019en_US
顯示於類別:期刊論文