完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChung, Jung-Chenen_US
dc.contributor.authorChen, Wei-Mingen_US
dc.contributor.authorWu, Chung-Yuen_US
dc.date.accessioned2017-04-21T06:49:03Z-
dc.date.available2017-04-21T06:49:03Z-
dc.date.issued2015en_US
dc.identifier.isbn978-1-4799-8391-9en_US
dc.identifier.issn0271-4302en_US
dc.identifier.urihttp://hdl.handle.net/11536/134701-
dc.description.abstractIn this paper, an 8-channel low-power analog front-end amplifier (AFEA) with time-constant-enhanced topology is proposed for neural signal acquisition. The AFEA is composed of eight time-constant-enhanced amplifiers (TCEAs) and high-pass filters (HPFs), a multiplexed transconductor (MGM) and a transimpedance amplifier (TIA). The AFEA is designed and simulated in 65nm CMOS technology. The bandwidth of the AFEA is 7 kHz, and the maximum gain is 61.2 dB with power consumption of 1.77 mu W per channel. The TCEA is designed to reduce the high-pass cut-off frequency to 0.16 Hz and achieve a high gain of 50.7 dB with only 4 pF input capacitance. The power consumption of TCEA is 1.08 mu W under 1-V power supply. The noise efficiency factor (NEF) of the TCEA is 2.13 with 4.46 mu V-rms input-referred noise.en_US
dc.language.isoen_USen_US
dc.subjectanalog front-enden_US
dc.subjectlow noiseen_US
dc.subjectlow poweren_US
dc.subjecttime constant enhanceen_US
dc.titleAn 8-Channel Power-Efficient Time-Constant-Enhanced Analog Front-End Amplifier for Neural Signal Acquisitionen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)en_US
dc.citation.spage1234en_US
dc.citation.epage1237en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.department生醫電子轉譯研究中心zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.contributor.departmentBiomedical Electronics Translational Research Centeren_US
dc.identifier.wosnumberWOS:000371471001129en_US
dc.citation.woscount1en_US
顯示於類別:會議論文