Full metadata record
DC FieldValueLanguage
dc.contributor.authorHung, Chian-Changen_US
dc.contributor.authorChiu, Po-Linen_US
dc.contributor.authorHuang, Yuan-Haoen_US
dc.date.accessioned2017-04-21T06:49:53Z-
dc.date.available2017-04-21T06:49:53Z-
dc.date.issued2010en_US
dc.identifier.isbn978-1-4244-5271-2en_US
dc.identifier.urihttp://hdl.handle.net/11536/134860-
dc.description.abstractIn this paper, we present a 128 similar to 2048-point variable-length FFT processor for 4x4 MIMO-OFDM systems. In general, we must use n FFT processors for the nxn MIMO-OFDM system, and only 1/r operation time is employed for radix-r pipeline butterfly processor. This increases hardware cost and reduces hardware efficiency in VLSI implementation. Therefore, we propose radix-4(2) algorithm to deal with four data sequences simultaneously and a butterfly sharing technique to improve the hardware utilization. The design and implementation results show that the proposed FFT processor can achieve 83.3MHz frequency with 3.19mm(2) core area using a standard 90nm technology.en_US
dc.language.isoen_USen_US
dc.titleA Variable-Length FFT Processor for 4x4 MIMO-OFDM Systemsen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT)en_US
dc.citation.spage156en_US
dc.citation.epage159en_US
dc.contributor.department電信工程研究所zh_TW
dc.contributor.departmentInstitute of Communications Engineeringen_US
dc.identifier.wosnumberWOS:000300486600040en_US
dc.citation.woscount1en_US
Appears in Collections:Conferences Paper