完整後設資料紀錄
DC 欄位語言
dc.contributor.authorChang, Wei-Lingen_US
dc.contributor.authorMeng, Chinchunen_US
dc.contributor.authorLin, Chung-Yoen_US
dc.contributor.authorHuang, Guo-Weien_US
dc.date.accessioned2017-04-21T06:49:00Z-
dc.date.available2017-04-21T06:49:00Z-
dc.date.issued2015en_US
dc.identifier.isbn978-1-4799-8767-2en_US
dc.identifier.urihttp://hdl.handle.net/11536/135910-
dc.description.abstractThis paper demonstrates a 5.8 GHz low-power, low flicker -noise I/Q zero-IF receiver in 0.18-um CMOS process. Passive resistive mixers and deep-n-well vertical-NPN (V-NPN) bipolar junction transistors (BJTs) as the transconductance stage of the IF amplifier are employed to improve the flicker noise problem. The passive mixer is in current mode operation and thus a step-down transformer is used at the LNA output to enhance the current gain. By carefully designing the 4:2 stepdown transformer, the conversion gain of the whole zero-IF receiver performs up to 51 dB when LO power is 6 dBm, and the 3-dB bandwidth covers 5.7-6.1 GHz with the current consumption of 4.7 mA at 1.8 V supply. The flicker noise corner is 100 kHz and the noise floor is 6.5 dB. The I/Q amplitude mismatch and phase difference are below 0.05 dB and 2.5, respectively.en_US
dc.language.isoen_USen_US
dc.title5.8 GHz 4.7 mA Zero-IF Passive Mixer Receiver Using a Step-Down Transformer for Gain Enhancementen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000382378800441en_US
dc.citation.woscount0en_US
顯示於類別:會議論文