完整後設資料紀錄
DC 欄位語言
dc.contributor.authorWu, Po-Hsunen_US
dc.contributor.authorLin, Mark Po-Hungen_US
dc.contributor.authorHo, Tsung-Yien_US
dc.date.accessioned2017-04-21T06:49:04Z-
dc.date.available2017-04-21T06:49:04Z-
dc.date.issued2015en_US
dc.identifier.isbn978-1-4799-9877-7en_US
dc.identifier.urihttp://hdl.handle.net/11536/135939-
dc.description.abstractTo reduce layout design time, analog layout designers prefer referring to legacy designs and layouts rather than starting from scratch, or thoroughly applying placement and routing tools because legacy layouts contain pretty much design expertise. Therefore, this paper presents the first knowledge-based layout synthesis methodology to generate new layouts by integrating existent design expertise contained in the quality-approved legacy layouts as much as possible. Experimental results show that the proposed methodology with knowledge mining can achieve high layout reusage rate and hence the designers\' layout preference can be successfully reserved.en_US
dc.language.isoen_USen_US
dc.titleAnalog Layout Synthesis with Knowledge Miningen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD)en_US
dc.citation.spage9en_US
dc.citation.epage12en_US
dc.contributor.department資訊工程學系zh_TW
dc.contributor.departmentDepartment of Computer Scienceen_US
dc.identifier.wosnumberWOS:000380498200093en_US
dc.citation.woscount0en_US
顯示於類別:會議論文