完整後設資料紀錄
DC 欄位語言
dc.contributor.authorLin, Chun-Yuen_US
dc.contributor.authorFan, Mei-Lianen_US
dc.contributor.authorFu, Wei-Haoen_US
dc.date.accessioned2017-04-21T06:49:29Z-
dc.date.available2017-04-21T06:49:29Z-
dc.date.issued2015en_US
dc.identifier.isbn978-1-4799-6670-7en_US
dc.identifier.issn2162-7673en_US
dc.identifier.urihttp://hdl.handle.net/11536/136216-
dc.description.abstractThe electrostatic discharge (ESD) immunity test for EMC was one important reliability regulation. The turn-on-efficient on-chip ESD protection circuit is required to clamp the overstress voltage. A new design of ESD protection diodes with embedded silicon-controlled rectifier (SCR) was proposed to protect the gigahertz differential low-noise amplifier (LNA). Experimental results had shown that the proposed ESD protection design for the differential LNA can achieve excellent ESD robustness and good RF performances.en_US
dc.language.isoen_USen_US
dc.titleESD Protection Design for Gigahertz Differential LNA in a 65-nm CMOS Processen_US
dc.typeProceedings Paperen_US
dc.identifier.journal2015 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC)en_US
dc.citation.spage322en_US
dc.citation.epage324en_US
dc.contributor.department電子工程學系及電子研究所zh_TW
dc.contributor.departmentDepartment of Electronics Engineering and Institute of Electronicsen_US
dc.identifier.wosnumberWOS:000380499800023en_US
dc.citation.woscount0en_US
顯示於類別:會議論文